US20110205708A1 - Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate - Google Patents
Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate Download PDFInfo
- Publication number
- US20110205708A1 US20110205708A1 US12/711,455 US71145510A US2011205708A1 US 20110205708 A1 US20110205708 A1 US 20110205708A1 US 71145510 A US71145510 A US 71145510A US 2011205708 A1 US2011205708 A1 US 2011205708A1
- Authority
- US
- United States
- Prior art keywords
- silicon carrier
- carrier sandwich
- chip stack
- cold plate
- fluid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Definitions
- the present invention relates to the electronic and thermal arts, and, more particularly, to thermal control of electronics.
- a major challenge in vertically integrated high-performance chip stack packages is their thermal management.
- the heat flux and thermal resistance accumulate with each additional tier, or chip layer 102 .
- Back-side heat removal with attached air cooled heat sinks or high performance micro-channel cold plates 104 similar to conventional single chip packages is possible but very limited. This is because their heat removal capability does not scale with the number of stacked dies 102 and therefore limits the possible heat flux and the number of tiers 102 in the stack.
- interlayer-cooling is another cooling technology, which does scale with the number of tiers 102 , but is very challenging to implement. Furthermore, interlayer-cooling limits the possible interconnect density to a 50 micron pitch or more for large chips.
- an exemplary apparatus includes a plurality of heat-dissipating electronic chips arranged in a vertical chip stack.
- the electronic chips have electronic components thereon.
- a cold plate secured to a back side of the chip stack; a silicon carrier sandwich, defining a fluid cavity, secured to a front side of the chip stack; an inlet manifold configured to supply cooling fluid to the cold plate and the fluid cavity of the silicon carrier sandwich; and an outlet manifold configured to receive the cooling fluid from the cold plate and the fluid cavity of the silicon carrier sandwich.
- the cold plate, the silicon carrier sandwich, the inlet manifold, and the outlet manifold are configured and dimensioned to electrically isolate the cooling fluid from the electronic components.
- an exemplary method of operating an electronic apparatus includes the step of providing an apparatus including a plurality of heat-dissipating electronic chips arranged in a vertical chip stack (the electronic chips have electronic components thereon); a cold plate secured to a back side of the chip stack; a silicon carrier sandwich, defining a fluid cavity, secured to a front side of the chip stack; an inlet manifold in fluid communication with the cold plate and the fluid cavity of the silicon carrier sandwich; and an outlet manifold in fluid communication with the cooling fluid from the cold plate and the fluid cavity of the silicon carrier sandwich.
- the cold plate, the silicon carrier sandwich, the inlet manifold, and the outlet manifold are configured and dimensioned to electrically isolate the cooling fluid from the electronic components.
- Further steps include providing chilled cooling fluid to the inlet manifold; and exhausting heated cooling fluid from the outlet manifold.
- an exemplary method of manufacturing an electronic apparatus includes the steps of providing a plurality of heat-dissipating electronic chips arranged in a vertical chip stack (the electronic chips have electronic components thereon); securing a cold plate to a back side of the chip stack; securing a silicon carrier sandwich, defining a fluid cavity, to a front side of the chip stack; assembling an inlet manifold to the cold plate and the silicon carrier sandwich in fluid communication with the cold plate and the fluid cavity of the silicon carrier sandwich; and assembling an outlet manifold to the cold plate and the silicon carrier sandwich in fluid communication with the cold plate and the fluid cavity of the silicon carrier sandwich.
- an exemplary apparatus in yet another aspect, includes a plurality of heat-dissipating electronic chips arranged in a vertical chip stack.
- the electronic chips have electronic components thereon.
- a silicon carrier sandwich defining a fluid cavity, secured to a front side of the chip stack.
- an inlet manifold is configured to supply cooling fluid to the fluid cavity of the silicon carrier sandwich
- an outlet manifold is configured to receive the cooling fluid from the fluid cavity of the silicon carrier sandwich.
- a first series of electrical interconnects are on a side of the silicon carrier sandwich opposite the chip stack.
- a second series of electrical interconnects are on a back side of the chip stack.
- the silicon carrier sandwich, the inlet manifold, and the outlet manifold are configured and dimensioned to electrically isolate the cooling fluid from the electronic components.
- facilitating includes performing the action, making the action easier, helping to carry the action out, or causing the action to be performed.
- FIG. 1 shows a back-side-cooled 3-D package, according to the prior art
- FIG. 2 shows convective interlayer heat removal, according to the prior art
- FIG. 3 shows a cross-section through an exemplary double-face cooled package, according to an aspect of the invention
- FIG. 4 depicts details of silicon carrier bonding technology, according to another aspect of the invention.
- FIG. 5 depicts potential fluid cavity structures compatible with through-silicon vias (TSV), according to yet another aspect of the invention
- FIG. 6 shows a cross-section through another exemplary double-face cooled package, similar to that in FIG. 3 , but with embedded optical communication, according to still another aspect of the invention
- FIGS. 7-10 show cross-sectional views of various alternative embodiments, including, respectively, double-faced heat removal with single-sided input/output, double-faced heat removal with double-sided input/output, single-faced heat removal with double-sided input/output, and double-faced heat removal with double-sided input/output.
- One or more embodiments of the invention provide double-face stack cooling utilizing the silicon-carrier and a back-side cold plate as heat absorbers, advantageously combining the strength of the mentioned technologies at moderate complexity.
- Front-side cooling using dielectric fluids pumped through the C 4 (Controlled Collapse Chip Connection) ball array has already been proposed.
- C 4 Controlled Collapse Chip Connection
- limited heat removal capability is attained due to the poor thermo-physical properties of these coolants, especially in low height cavities, resulting in low heat flux capacity.
- the use of the superior thermal properties of water was not possible due to electro corrosion and shorting between solder balls.
- the electrical inputs and outputs I/Os
- TSV through silicon vias
- both sides of the stack are considered for heat transfer, as compared to backside cooling only.
- a micro-channel cold plate is applied at the backside. It connects to a symmetric silicon-carrier fluid cavity.
- the moderate pitch of 100 to 200 microns and a symmetric combination of two silicon carriers result in a large enough fluid cavity with acceptable mass flow rate.
- the warp of the silicon carrier which in an asymmetric configuration causes difficulties during micro-bump bonding, is eliminated.
- the result is a higher degree of freedom in chip stack design, especially in number of tiers and heat flux levels at minimal complexity; and the reduction of silicon carrier warp, increasing packaging yield. Further, the fluid connections to the silicon carrier can be provided from the back side cooler, rather than from the PCB.
- a plurality of heat-dissipating electronic chips are arranged in a vertical chip stack and mounted on a silicon carrier sandwich containing defined fluid cavities as well as electrically isolated through-silicon vias (TSVs).
- TSVs through-silicon vias
- Two-sided chip stack cooling is achieved by employing a cold plate secured to a back side of the chip stack, as well as by the silicon carrier sandwich secured to the front (bottom or package) side of the chip stack.
- An inlet manifold is configured to supply cooling fluid to both the cold plate and the fluid cavity of the silicon carrier sandwich, while an outlet manifold is configured to receive the cooling fluid from both the cold plate and the fluid cavity of the silicon carrier sandwich.
- the TSVs are constructed such that electrical signals, power and ground connections are effectively made from an underlying substrate or package to the chip stack above, but in such a way that all connections are electrically isolated from the cooling fluid flowing within the silicon carrier sandwich.
- the silicon carrier sandwich comprises upper and lower halves bonded together to form a stress-balanced symmetric sandwich with negligible warp or bow.
- the plurality of TSVs form pin fins within the fluid cavity, which are configured to conduct heat from the chip stack into the cooling fluid.
- FIG. 3 is a cross-section through an exemplary embodiment of a double-face cooled package.
- FIG. 4 depicts details of silicon carrier bonding technology. Like elements have the same number. Arrows 320 indicate coolant flow, while arrows 322 represent heat flux. Two silicon carriers 324 with etched channel or pin-fin structures 325 are bonded with thin film solder 327 back-to-back and form a symmetric silicon carrier sandwich 314 with a fluid cavity 316 . As will be seen in FIG. 5 , pin fins 325 or microchannels 5999 permit passage of cooling fluid, as best seen in the top plan view of that figure.
- the thin film solder pattern forms an insulation ring 401 (i.e., in one sense, fluid integrity insulation not electrical insulation; note, however, the ring prevents the fluid from reaching the pad, thus providing fluid sealing to prevent electrical shorts) to seal the electrical interconnect (the electrical bonding pad 403 ) off from the coolant, as best seen in FIG. 4 .
- This allows the use of water as the heat transport fluid.
- the pitch range of the through silicon vias (TSV) (which form the pin fins 325 ) is, for example, 100 to 200 microns with a TSV height of, for example, 75 to 150 microns per side.
- the total cavity height can be, for example, 100 to 200 microns. Note that in one or more embodiments the TSV height must exceed the cavity height to have enough residual silicon thickness to form the cavity capable to support the fluid pressure.
- the symmetric configuration of the silicon carrier sandwich 314 results in minimal warp and increases yield during ball grid array bonding.
- a silicon or metal back-side cold plate 302 is attached to the chip stack 308 (a four-tier stack is shown for illustrative purposes) using a thermal interface material (TIM) 306 .
- the integrated manifold 304 delivers fluid to the front and back-side heat removal cavities.
- an elastic polymer gasket 310 is used.
- the front-side fluid inlet and outlet are spatially separated from the micro-C 4 array of solder balls 387 to prevent moisture diffusion through the underfill epoxy 312 causing electro-corrosion.
- This double face cold plate concept nearly doubles the heat removal from a vertical integrated chip stack.
- array 387 may have, for example, a 30-100 micron pitch.
- the laminate 391 , 3999 could be, for example, an organic build-up substrate or a ceramic single or multi-chip module. Both portion 391 and portion 3999 represent the laminate—portion 391 is the wiring layers and portion 3999 is additional wiring layers.
- the laminate is a multi-layer organic build-up substrate, with or without a core.
- An additional underfill layer 312 is applied to protect the C 4 s between the laminate 391 , 3999 and the symmetric silicon carrier sandwich 314 .
- redistribution wiring layer or layer(s) 397 is provided on the surface of the silicon carrier sandwich which is adjacent to the vertical chip stack 308 to transform between the larger pitch electrical connections on the bottom (laminate side) of the silicon carrier sandwich to the smaller pitch electrical connections on the top (vertical chip stack side) of the silicon carrier sandwich.
- FIG. 5 shows exemplary fluid cavity structures compatible with TSV. These include two different arrangements of circular pin fins as shown at 506 , 508 , as well as drop-shaped pin fins as shown at 510 . Other types of structures include conventional plate fins 5997 forming micro-channels 5999 , as at 504 , and “connected” pin fins forming roughened micro-channels as at 512 . An open chamber with no fins could also be used (at least in part), as at 502 ; this would result in lower pressure drop of the cooling fluid at the expense of reduced heat transfer and 10-number. Furthermore the mechanical integrity has to be carefully considered in this case due to reduced number of mechanical stiffening pins.
- FIG. 6 shows a cross-section through another exemplary double-face cooled package, similar to that in FIG. 3 , but with embedded optical communication. Elements similar to those in FIGS. 3 and 4 have received the same reference character and will not be described again.
- Embedded optical technologies such as on-package silicon-photonics and embedded optical off-package communication are sensitive to elevated temperatures and their variations. Double-face cooling decreases absolute temperatures and temperature variations and gradients in the chip-stack significantly.
- the silicon carrier can serve as a thermal ground plane for a vertical-cavity surface-emitting laser (VCSEL) 693 with embedded wave guide 691 .
- VCSEL vertical-cavity surface-emitting laser
- One or more embodiments of the invention advantageously allow use of water as the cooling fluid, since there is no contact between the cooling fluid and electrical inputs and outputs; thus, the embodiments are not limited to dielectric cooling.
- the water may be supplied by a pump 3003 and routed to an external heat exchanger 3001 to reject the heat gained in passing through the silicon fluid cavity and micro-channel cold plate.
- One or more embodiments of the invention advantageously allow use of solid TSVs which conduct heat from the chip stack; these TSVs function as pin-fins within the fluid cavity 316 and do not themselves need to serve as pipes for the cooling fluid.
- the chip stack can be fabricated using a variety of known techniques. In at least some instances, no fluid-carrying structure needs to be interposed between the adjacent chips. Furthermore, another advantage of one or more embodiments is reduced bowing due to the silicon carrier sandwich.
- FIGS. 7-10 show cross-sectional views of various alternative embodiments. Like elements have received the same reference characters.
- FIG. 7 shows double-faced heat removal with single-sided input/output, similar to FIGS. 3 and 6 .
- FIG. 8 shows double-faced heat removal with double-sided input/output.
- the back-side cold plate is itself a (silicon, e.g.) carrier sandwich.
- FIG. 9 shows single-faced heat removal with double-sided input/output; there is no back side cold plate and a separate inlet and outlet manifold may be employed, for example.
- elements 989 similar to elements 389 , vias 9888 , and laminate 991 , 9999 which could be similar, for example, to laminate 391 , 3999 as described above.
- Other elements can be constructed and arranged in a manner analogous to that described for the other figures.
- FIG. 10 shows double-faced heat removal with double-sided input/output.
- the back-side cold plate is again itself a (silicon, e.g.) carrier sandwich.
- an exemplary apparatus includes a plurality of heat-dissipating electronic chips arranged in a vertical chip stack 308 .
- the electronic chips have electronic components thereon.
- a cold plate 302 is secured to a back side of the chip stack 308 .
- Cold plate 302 may be a metal or silicon cold plate, for example, and in some instances may itself be realized as a (silicon) carrier sandwich.
- a silicon carrier sandwich 314 defines a fluid cavity 316 and is secured to a front side of the chip stack 308 .
- An inlet manifold (e.g., left hand side of manifold 304 ) is configured to supply cooling fluid to the cold plate 302 and the fluid cavity 316 of the silicon carrier sandwich 314 .
- An outlet manifold (e.g., right hand side of manifold 304 ) is configured to receive the cooling fluid from the cold plate 302 and the fluid cavity 316 of the silicon carrier sandwich 314 .
- the cold plate 302 , the silicon carrier sandwich 314 , the inlet manifold, and the outlet manifold (e.g., integrated manifold 304 ) are configured and dimensioned to electrically isolate the cooling fluid from the electronic components (for example, as seen in FIG. 4 ).
- the silicon carrier sandwich 314 includes upper and lower halves 324 bonded together (e.g., with solder 327 ).
- the silicon carrier sandwich further includes a plurality of pin fins within the fluid cavity 316 , these pin fins 325 may optionally include through-silicon vias.
- the pin fins are configured to conduct heat from the chip stack 308 into the cooling fluid (see arrows 322 ).
- the pin fins may have a circular cross section, as at 506 , 508 ; or the pin fins may have a drop-shaped cross section, as at 510 .
- the pin fins can be arranged in uniform columns; in other cases, as seen at 506 , the pin fins can be arranged in staggered columns.
- the pin fins may have a pitch of from about 100 to 200 microns and a height of from about 100 to 200 microns.
- the silicon carrier sandwich 314 further includes a plurality of plate fins within the fluid cavity, configured to conduct heat from the chip stack into the cooling fluid, as seen at 504 and 512 .
- pump 3003 may be provided to pump the cooling fluid
- an external heat exchanger 3001 may be coupled to the pump, the inlet manifold, and the outlet manifold, to cool the cooling fluid via heat transfer to an external sink (e.g., ambient air, another liquid, and the like).
- an external sink e.g., ambient air, another liquid, and the like.
- At least one laminate structure 391 , 3999 is secured to the silicon carrier sandwich 314 .
- the laminate structure 391 further may be a first level package substrate which is subsequently attached to a larger circuit board using a BGA or LGA array. As discussed below, this may be carried out by securing element 391 to sandwich 314 with C 4 array 389 , sandwich 314 in turn being secured to front side of stack 308 with micro C 4 solder balls 387 .
- at least one optical component is embedded in the laminate structure (see, e.g., discussion of vertical-cavity surface-emitting laser (VCSEL) 693 with embedded wave guide 691 ).
- VCSEL vertical-cavity surface-emitting laser
- an exemplary method of manufacturing an electronic apparatus includes providing a plurality of heat-dissipating electronic chips arranged in a vertical chip stack 308 .
- the electronic chips have electronic components thereon.
- An additional step includes securing a cold plate 302 to a back side of the chip stack 308 .
- a further step includes securing a silicon carrier sandwich 314 , defining a fluid cavity 316 , to a front side of the chip stack 308 .
- Additional steps include assembling an inlet manifold (e.g., left hand side of 304 ) to the cold plate 302 and the silicon carrier sandwich 314 in fluid communication with the cold plate and the fluid cavity 316 of the silicon carrier sandwich; and assembling an outlet manifold (e.g., right hand side of 304 ) to the cold plate and the silicon carrier sandwich in fluid communication with the cold plate and the fluid cavity of the silicon carrier sandwich.
- an inlet manifold e.g., left hand side of 304
- an outlet manifold e.g., right hand side of 304
- a further step can include bonding upper and lower halves 324 of the silicon carrier sandwich together to form the silicon carrier sandwich (e.g., with solder, or other conductive joining material, 327 ).
- a still further step can include forming a plurality of through-silicon vias as pin fins 325 within the fluid cavity 316 , configured to conduct heat from the chip stack 308 into cooling fluid, as per arrows 322 . Any of the configurations and dimensions of pin fins described can be used, for example.
- an additional step includes forming a plurality of plate fins (see, e.g., 504 , 512 ) within the fluid cavity 316 , configured to conduct heat from the chip stack into cooling fluid.
- an additional step includes securing at least one laminate structure 391 , 3999 to the silicon carrier sandwich 314 . As shown in the non-limiting example in the figures, this may be carried out by securing element 391 to sandwich 314 with C 4 array 389 , sandwich 314 in turn being secured to front side of stack 308 with micro-C 4 solder balls 387 . As best seen in FIG. 6 , an additional step can include embedding at least one optical component in the silicon carrier sandwich.
- an exemplary method of operating an electronic apparatus includes providing an apparatus of the kind described, providing chilled cooling fluid to the inlet manifold; and exhausting heated cooling fluid from the outlet manifold.
- an exemplary apparatus includes a plurality of heat-dissipating electronic chips arranged in a vertical chip stack 308 .
- the electronic chips have electronic components thereon.
- a silicon carrier sandwich 314 defining a fluid cavity 316 , secured to a front side of the chip stack 308 .
- an inlet manifold left side of 304
- an outlet manifold right side of 304
- a first series of electrical interconnects 389 are on a side of the silicon carrier sandwich 314 opposite the chip stack 308 .
- a second series of electrical interconnects 989 are on a back side of the chip stack 308 .
- the silicon carrier sandwich 308 , the inlet manifold ( 304 left side), and the outlet manifold ( 304 right side) are configured and dimensioned to electrically isolate the cooling fluid from the electronic components.
- the silicon carrier sandwich 308 comprises upper and lower halves bonded together, as in FIG. 4 and a plurality of fins within the fluid cavity, configured to conduct heat from the chip stack into the cooling fluid. Any of the different kinds of fins described herein can be employed.
- double-sided heat removal with double-sided electrical input-output is also possible.
- said silicon carrier sandwich 314 is first silicon carrier sandwich and said cold plate 302 is a second silicon carrier sandwich.
- a first series of electrical interconnects 389 are on a side of said first silicon carrier sandwich opposite said chip stack.
- a second series of electrical interconnects 1089 are on a side of said second silicon carrier sandwich opposite said chip stack.
Abstract
Description
- The present invention relates to the electronic and thermal arts, and, more particularly, to thermal control of electronics.
- A major challenge in vertically integrated high-performance chip stack packages is their thermal management. With reference to
FIG. 1 , the heat flux and thermal resistance accumulate with each additional tier, orchip layer 102. Back-side heat removal with attached air cooled heat sinks or high performance micro-channelcold plates 104 similar to conventional single chip packages is possible but very limited. This is because their heat removal capability does not scale with the number of stackeddies 102 and therefore limits the possible heat flux and the number oftiers 102 in the stack. Referring now toFIG. 2 , interlayer-cooling is another cooling technology, which does scale with the number oftiers 102, but is very challenging to implement. Furthermore, interlayer-cooling limits the possible interconnect density to a 50 micron pitch or more for large chips. - Principles of the present invention provide techniques for double-face heat removal of vertically integrated chip-stacks utilizing a combined symmetric silicon carrier fluid cavity and micro-channel cold plate. In one aspect, an exemplary apparatus includes a plurality of heat-dissipating electronic chips arranged in a vertical chip stack. The electronic chips have electronic components thereon. Also included are a cold plate secured to a back side of the chip stack; a silicon carrier sandwich, defining a fluid cavity, secured to a front side of the chip stack; an inlet manifold configured to supply cooling fluid to the cold plate and the fluid cavity of the silicon carrier sandwich; and an outlet manifold configured to receive the cooling fluid from the cold plate and the fluid cavity of the silicon carrier sandwich. The cold plate, the silicon carrier sandwich, the inlet manifold, and the outlet manifold are configured and dimensioned to electrically isolate the cooling fluid from the electronic components.
- In another aspect, an exemplary method of operating an electronic apparatus includes the step of providing an apparatus including a plurality of heat-dissipating electronic chips arranged in a vertical chip stack (the electronic chips have electronic components thereon); a cold plate secured to a back side of the chip stack; a silicon carrier sandwich, defining a fluid cavity, secured to a front side of the chip stack; an inlet manifold in fluid communication with the cold plate and the fluid cavity of the silicon carrier sandwich; and an outlet manifold in fluid communication with the cooling fluid from the cold plate and the fluid cavity of the silicon carrier sandwich. The cold plate, the silicon carrier sandwich, the inlet manifold, and the outlet manifold are configured and dimensioned to electrically isolate the cooling fluid from the electronic components. Further steps include providing chilled cooling fluid to the inlet manifold; and exhausting heated cooling fluid from the outlet manifold.
- In still another aspect, an exemplary method of manufacturing an electronic apparatus includes the steps of providing a plurality of heat-dissipating electronic chips arranged in a vertical chip stack (the electronic chips have electronic components thereon); securing a cold plate to a back side of the chip stack; securing a silicon carrier sandwich, defining a fluid cavity, to a front side of the chip stack; assembling an inlet manifold to the cold plate and the silicon carrier sandwich in fluid communication with the cold plate and the fluid cavity of the silicon carrier sandwich; and assembling an outlet manifold to the cold plate and the silicon carrier sandwich in fluid communication with the cold plate and the fluid cavity of the silicon carrier sandwich.
- In yet another aspect, an exemplary apparatus includes a plurality of heat-dissipating electronic chips arranged in a vertical chip stack. The electronic chips have electronic components thereon. Also included is a silicon carrier sandwich, defining a fluid cavity, secured to a front side of the chip stack. In an inlet manifold is configured to supply cooling fluid to the fluid cavity of the silicon carrier sandwich, and an outlet manifold is configured to receive the cooling fluid from the fluid cavity of the silicon carrier sandwich. A first series of electrical interconnects are on a side of the silicon carrier sandwich opposite the chip stack. A second series of electrical interconnects are on a back side of the chip stack. The silicon carrier sandwich, the inlet manifold, and the outlet manifold are configured and dimensioned to electrically isolate the cooling fluid from the electronic components.
- As used herein, “facilitating” an action includes performing the action, making the action easier, helping to carry the action out, or causing the action to be performed.
- These and other features, aspects and advantages of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
-
FIG. 1 shows a back-side-cooled 3-D package, according to the prior art; -
FIG. 2 shows convective interlayer heat removal, according to the prior art; -
FIG. 3 shows a cross-section through an exemplary double-face cooled package, according to an aspect of the invention; -
FIG. 4 depicts details of silicon carrier bonding technology, according to another aspect of the invention; -
FIG. 5 depicts potential fluid cavity structures compatible with through-silicon vias (TSV), according to yet another aspect of the invention; -
FIG. 6 shows a cross-section through another exemplary double-face cooled package, similar to that inFIG. 3 , but with embedded optical communication, according to still another aspect of the invention; -
FIGS. 7-10 show cross-sectional views of various alternative embodiments, including, respectively, double-faced heat removal with single-sided input/output, double-faced heat removal with double-sided input/output, single-faced heat removal with double-sided input/output, and double-faced heat removal with double-sided input/output. - One or more embodiments of the invention provide double-face stack cooling utilizing the silicon-carrier and a back-side cold plate as heat absorbers, advantageously combining the strength of the mentioned technologies at moderate complexity. Front-side cooling using dielectric fluids pumped through the C4 (Controlled Collapse Chip Connection) ball array has already been proposed. However, limited heat removal capability is attained due to the poor thermo-physical properties of these coolants, especially in low height cavities, resulting in low heat flux capacity. The use of the superior thermal properties of water was not possible due to electro corrosion and shorting between solder balls. With the symmetric silicon-carrier fluid cavity, according to one or more embodiments of the invention, the electrical inputs and outputs (I/Os) are insulated from the coolant, and therefore water can be used. The industry calls these electrical interconnects “through silicon vias” (TSV).
- In one or more embodiments, to double the heat removal capacity in thermally limited chip-stacks, both sides of the stack are considered for heat transfer, as compared to backside cooling only. At the backside a micro-channel cold plate is applied. It connects to a symmetric silicon-carrier fluid cavity. Compared to interlayer cooling, the complexity is drastically reduced since no fluid has to be pumped through active layers with high interconnect density. The moderate pitch of 100 to 200 microns and a symmetric combination of two silicon carriers result in a large enough fluid cavity with acceptable mass flow rate. At the same time, the warp of the silicon carrier, which in an asymmetric configuration causes difficulties during micro-bump bonding, is eliminated. The result is a higher degree of freedom in chip stack design, especially in number of tiers and heat flux levels at minimal complexity; and the reduction of silicon carrier warp, increasing packaging yield. Further, the fluid connections to the silicon carrier can be provided from the back side cooler, rather than from the PCB.
- In one or more embodiments, a plurality of heat-dissipating electronic chips are arranged in a vertical chip stack and mounted on a silicon carrier sandwich containing defined fluid cavities as well as electrically isolated through-silicon vias (TSVs). Two-sided chip stack cooling is achieved by employing a cold plate secured to a back side of the chip stack, as well as by the silicon carrier sandwich secured to the front (bottom or package) side of the chip stack. An inlet manifold is configured to supply cooling fluid to both the cold plate and the fluid cavity of the silicon carrier sandwich, while an outlet manifold is configured to receive the cooling fluid from both the cold plate and the fluid cavity of the silicon carrier sandwich. The TSVs are constructed such that electrical signals, power and ground connections are effectively made from an underlying substrate or package to the chip stack above, but in such a way that all connections are electrically isolated from the cooling fluid flowing within the silicon carrier sandwich. According to another aspect of the invention, the silicon carrier sandwich comprises upper and lower halves bonded together to form a stress-balanced symmetric sandwich with negligible warp or bow. According to still another aspect of the invention, the plurality of TSVs form pin fins within the fluid cavity, which are configured to conduct heat from the chip stack into the cooling fluid.
-
FIG. 3 is a cross-section through an exemplary embodiment of a double-face cooled package.FIG. 4 depicts details of silicon carrier bonding technology. Like elements have the same number.Arrows 320 indicate coolant flow, whilearrows 322 represent heat flux. Twosilicon carriers 324 with etched channel or pin-fin structures 325 are bonded withthin film solder 327 back-to-back and form a symmetricsilicon carrier sandwich 314 with afluid cavity 316. As will be seen inFIG. 5 ,pin fins 325 ormicrochannels 5999 permit passage of cooling fluid, as best seen in the top plan view of that figure. - The thin film solder pattern forms an insulation ring 401 (i.e., in one sense, fluid integrity insulation not electrical insulation; note, however, the ring prevents the fluid from reaching the pad, thus providing fluid sealing to prevent electrical shorts) to seal the electrical interconnect (the electrical bonding pad 403) off from the coolant, as best seen in
FIG. 4 . This allows the use of water as the heat transport fluid. The pitch range of the through silicon vias (TSV) (which form the pin fins 325) is, for example, 100 to 200 microns with a TSV height of, for example, 75 to 150 microns per side. The total cavity height can be, for example, 100 to 200 microns. Note that in one or more embodiments the TSV height must exceed the cavity height to have enough residual silicon thickness to form the cavity capable to support the fluid pressure. The symmetric configuration of thesilicon carrier sandwich 314 results in minimal warp and increases yield during ball grid array bonding. - A silicon or metal back-side
cold plate 302 is attached to the chip stack 308 (a four-tier stack is shown for illustrative purposes) using a thermal interface material (TIM) 306. Theintegrated manifold 304 delivers fluid to the front and back-side heat removal cavities. To reduce mechanical stress from thermal mismatch in case of a metal cold plate, anelastic polymer gasket 310 is used. The front-side fluid inlet and outlet are spatially separated from the micro-C4 array ofsolder balls 387 to prevent moisture diffusion through theunderfill epoxy 312 causing electro-corrosion. This double face cold plate concept nearly doubles the heat removal from a vertical integrated chip stack. Note thatarray 387 may have, for example, a 30-100 micron pitch. - Note
C4 array 389 which is used to attach the above structure to laminate 391, 3999 (array 389 may have, for example, a 150-200 micron pitch). The laminate 391, 3999 could be, for example, an organic build-up substrate or a ceramic single or multi-chip module. Bothportion 391 andportion 3999 represent the laminate—portion 391 is the wiring layers andportion 3999 is additional wiring layers. In one or more embodiments, the laminate is a multi-layer organic build-up substrate, with or without a core. Anadditional underfill layer 312 is applied to protect the C4s between the laminate 391, 3999 and the symmetricsilicon carrier sandwich 314. This may, or may not, be thesame underfill material 312 as is used between the symmetricsilicon carrier sandwich 314 and thechip stack 308. Note that redistribution wiring layer or layer(s) 397 is provided on the surface of the silicon carrier sandwich which is adjacent to thevertical chip stack 308 to transform between the larger pitch electrical connections on the bottom (laminate side) of the silicon carrier sandwich to the smaller pitch electrical connections on the top (vertical chip stack side) of the silicon carrier sandwich. -
FIG. 5 shows exemplary fluid cavity structures compatible with TSV. These include two different arrangements of circular pin fins as shown at 506, 508, as well as drop-shaped pin fins as shown at 510. Other types of structures includeconventional plate fins 5997 forming micro-channels 5999, as at 504, and “connected” pin fins forming roughened micro-channels as at 512. An open chamber with no fins could also be used (at least in part), as at 502; this would result in lower pressure drop of the cooling fluid at the expense of reduced heat transfer and 10-number. Furthermore the mechanical integrity has to be carefully considered in this case due to reduced number of mechanical stiffening pins. -
FIG. 6 shows a cross-section through another exemplary double-face cooled package, similar to that inFIG. 3 , but with embedded optical communication. Elements similar to those inFIGS. 3 and 4 have received the same reference character and will not be described again. Embedded optical technologies such as on-package silicon-photonics and embedded optical off-package communication are sensitive to elevated temperatures and their variations. Double-face cooling decreases absolute temperatures and temperature variations and gradients in the chip-stack significantly. Furthermore, the silicon carrier can serve as a thermal ground plane for a vertical-cavity surface-emitting laser (VCSEL) 693 with embeddedwave guide 691. - It should be noted that the skilled artisan will be familiar with the formation of through-wafer vias, and given the teachings herein, will be able to use through-wafer via technology to make one or more embodiments of the invention. Nevertheless, out of an abundance of caution, the complete disclosure of co-assigned U.S. Patent Publication 2008-0274583 of Andry et al., entitled “Through-Wafer Vias,” published on Nov. 6, 2008, is expressly incorporated herein by reference in its entirety for all purposes; the complete disclosure of co-assigned U.S. Patent Publication 2005-0121768 of Edelstein et al., entitled “Silicon chip carrier with conductive through-vias and method for fabricating same,” published on Jun. 9, 2005, is expressly incorporated herein by reference in its entirety for all purposes; and the complete disclosure of co-assigned U.S. Pat. No. 7,488,680 of Andry et al., entitled “Conductive Through Via Process for Electronic Device Carriers,” issued Feb. 10, 2009, is also expressly incorporated herein by reference in its entirety for all purposes.
- One or more embodiments of the invention advantageously allow use of water as the cooling fluid, since there is no contact between the cooling fluid and electrical inputs and outputs; thus, the embodiments are not limited to dielectric cooling. The water may be supplied by a
pump 3003 and routed to anexternal heat exchanger 3001 to reject the heat gained in passing through the silicon fluid cavity and micro-channel cold plate. - One or more embodiments of the invention advantageously allow use of solid TSVs which conduct heat from the chip stack; these TSVs function as pin-fins within the
fluid cavity 316 and do not themselves need to serve as pipes for the cooling fluid. - The chip stack can be fabricated using a variety of known techniques. In at least some instances, no fluid-carrying structure needs to be interposed between the adjacent chips. Furthermore, another advantage of one or more embodiments is reduced bowing due to the silicon carrier sandwich.
- A wide variety of alternatives are possible.
FIGS. 7-10 show cross-sectional views of various alternative embodiments. Like elements have received the same reference characters.FIG. 7 shows double-faced heat removal with single-sided input/output, similar toFIGS. 3 and 6 .FIG. 8 shows double-faced heat removal with double-sided input/output. Here, the back-side cold plate is itself a (silicon, e.g.) carrier sandwich. -
FIG. 9 shows single-faced heat removal with double-sided input/output; there is no back side cold plate and a separate inlet and outlet manifold may be employed, for example. On the backside note elements 989 similar toelements 389,vias 9888, andlaminate -
FIG. 10 shows double-faced heat removal with double-sided input/output. Here, the back-side cold plate is again itself a (silicon, e.g.) carrier sandwich. - Given the discussion thus far, it will be appreciated that, in general terms, an exemplary apparatus, according to an aspect of the invention, includes a plurality of heat-dissipating electronic chips arranged in a
vertical chip stack 308. The electronic chips have electronic components thereon. Acold plate 302 is secured to a back side of thechip stack 308.Cold plate 302 may be a metal or silicon cold plate, for example, and in some instances may itself be realized as a (silicon) carrier sandwich. Asilicon carrier sandwich 314 defines afluid cavity 316 and is secured to a front side of thechip stack 308. An inlet manifold (e.g., left hand side of manifold 304) is configured to supply cooling fluid to thecold plate 302 and thefluid cavity 316 of thesilicon carrier sandwich 314. An outlet manifold (e.g., right hand side of manifold 304) is configured to receive the cooling fluid from thecold plate 302 and thefluid cavity 316 of thesilicon carrier sandwich 314. Thecold plate 302, thesilicon carrier sandwich 314, the inlet manifold, and the outlet manifold (e.g., integrated manifold 304) are configured and dimensioned to electrically isolate the cooling fluid from the electronic components (for example, as seen inFIG. 4 ). - Preferably, the
silicon carrier sandwich 314 includes upper andlower halves 324 bonded together (e.g., with solder 327). In some instances, the silicon carrier sandwich further includes a plurality of pin fins within thefluid cavity 316, thesepin fins 325 may optionally include through-silicon vias. The pin fins are configured to conduct heat from thechip stack 308 into the cooling fluid (see arrows 322). As seen inFIG. 5 , the pin fins may have a circular cross section, as at 506, 508; or the pin fins may have a drop-shaped cross section, as at 510. As seen at 508, the pin fins can be arranged in uniform columns; in other cases, as seen at 506, the pin fins can be arranged in staggered columns. By way of example and not limitation, the pin fins may have a pitch of from about 100 to 200 microns and a height of from about 100 to 200 microns. - In other instances, the
silicon carrier sandwich 314 further includes a plurality of plate fins within the fluid cavity, configured to conduct heat from the chip stack into the cooling fluid, as seen at 504 and 512. - As noted,
pump 3003 may be provided to pump the cooling fluid, and anexternal heat exchanger 3001 may be coupled to the pump, the inlet manifold, and the outlet manifold, to cool the cooling fluid via heat transfer to an external sink (e.g., ambient air, another liquid, and the like). - In some instances, at least one
laminate structure silicon carrier sandwich 314. Thelaminate structure 391 further may be a first level package substrate which is subsequently attached to a larger circuit board using a BGA or LGA array. As discussed below, this may be carried out by securingelement 391 tosandwich 314 withC4 array 389,sandwich 314 in turn being secured to front side ofstack 308 with microC4 solder balls 387. In some cases, at least one optical component is embedded in the laminate structure (see, e.g., discussion of vertical-cavity surface-emitting laser (VCSEL) 693 with embedded wave guide 691). - Furthermore, given the discussion thus far, it will be appreciated that, in general terms, an exemplary method of manufacturing an electronic apparatus, according to another aspect of the invention, includes providing a plurality of heat-dissipating electronic chips arranged in a
vertical chip stack 308. The electronic chips have electronic components thereon. An additional step includes securing acold plate 302 to a back side of thechip stack 308. A further step includes securing asilicon carrier sandwich 314, defining afluid cavity 316, to a front side of thechip stack 308. - Additional steps include assembling an inlet manifold (e.g., left hand side of 304) to the
cold plate 302 and thesilicon carrier sandwich 314 in fluid communication with the cold plate and thefluid cavity 316 of the silicon carrier sandwich; and assembling an outlet manifold (e.g., right hand side of 304) to the cold plate and the silicon carrier sandwich in fluid communication with the cold plate and the fluid cavity of the silicon carrier sandwich. It will be appreciated that when aunitary manifold 304 is employed, these two assembling steps are normally carried out simultaneously. - A further step can include bonding upper and
lower halves 324 of the silicon carrier sandwich together to form the silicon carrier sandwich (e.g., with solder, or other conductive joining material, 327). A still further step can include forming a plurality of through-silicon vias aspin fins 325 within thefluid cavity 316, configured to conduct heat from thechip stack 308 into cooling fluid, as perarrows 322. Any of the configurations and dimensions of pin fins described can be used, for example. In other cases, an additional step includes forming a plurality of plate fins (see, e.g., 504, 512) within thefluid cavity 316, configured to conduct heat from the chip stack into cooling fluid. - In some instances, an additional step includes securing at least one
laminate structure silicon carrier sandwich 314. As shown in the non-limiting example in the figures, this may be carried out by securingelement 391 tosandwich 314 withC4 array 389,sandwich 314 in turn being secured to front side ofstack 308 withmicro-C4 solder balls 387. As best seen inFIG. 6 , an additional step can include embedding at least one optical component in the silicon carrier sandwich. - Yet further, given the discussion thus far, it will be appreciated that, in general terms, an exemplary method of operating an electronic apparatus, according to another aspect of the invention, includes providing an apparatus of the kind described, providing chilled cooling fluid to the inlet manifold; and exhausting heated cooling fluid from the outlet manifold.
- In still another aspect, and with reference again to
FIG. 9 , an exemplary apparatus includes a plurality of heat-dissipating electronic chips arranged in avertical chip stack 308. The electronic chips have electronic components thereon. Also included is asilicon carrier sandwich 314, defining afluid cavity 316, secured to a front side of thechip stack 308. In an inlet manifold (left side of 304) is configured to supply cooling fluid to the fluid cavity of the silicon carrier sandwich, and an outlet manifold (right side of 304) is configured to receive the cooling fluid from the fluid cavity of the silicon carrier sandwich. A first series ofelectrical interconnects 389 are on a side of thesilicon carrier sandwich 314 opposite thechip stack 308. A second series ofelectrical interconnects 989 are on a back side of thechip stack 308. Thesilicon carrier sandwich 308, the inlet manifold (304 left side), and the outlet manifold (304 right side) are configured and dimensioned to electrically isolate the cooling fluid from the electronic components. In some embodiments, thesilicon carrier sandwich 308 comprises upper and lower halves bonded together, as inFIG. 4 and a plurality of fins within the fluid cavity, configured to conduct heat from the chip stack into the cooling fluid. Any of the different kinds of fins described herein can be employed. - In yet another aspect, with reference again to
FIG. 10 , double-sided heat removal with double-sided electrical input-output is also possible. Here, saidsilicon carrier sandwich 314 is first silicon carrier sandwich and saidcold plate 302 is a second silicon carrier sandwich. A first series ofelectrical interconnects 389 are on a side of said first silicon carrier sandwich opposite said chip stack. A second series ofelectrical interconnects 1089 are on a side of said second silicon carrier sandwich opposite said chip stack. - The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (25)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/711,455 US7990711B1 (en) | 2010-02-24 | 2010-02-24 | Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate |
JP2012555006A JP2013520835A (en) | 2010-02-24 | 2011-01-20 | Double-sided heat removal of vertically integrated chip stacks using a combination of symmetric silicon carrier fluid cavities and microchannel cooling plates |
PCT/US2011/021848 WO2011106116A1 (en) | 2010-02-24 | 2011-01-20 | Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate |
GB1215987.7A GB2491519B (en) | 2010-02-24 | 2011-01-20 | Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/711,455 US7990711B1 (en) | 2010-02-24 | 2010-02-24 | Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate |
Publications (2)
Publication Number | Publication Date |
---|---|
US7990711B1 US7990711B1 (en) | 2011-08-02 |
US20110205708A1 true US20110205708A1 (en) | 2011-08-25 |
Family
ID=44314385
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/711,455 Active US7990711B1 (en) | 2010-02-24 | 2010-02-24 | Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate |
Country Status (4)
Country | Link |
---|---|
US (1) | US7990711B1 (en) |
JP (1) | JP2013520835A (en) |
GB (1) | GB2491519B (en) |
WO (1) | WO2011106116A1 (en) |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120007229A1 (en) * | 2010-07-08 | 2012-01-12 | International Business Machines Corporation | Enhanced thermal management of 3-d stacked die packaging |
US20120063090A1 (en) * | 2010-09-09 | 2012-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cooling mechanism for stacked die package and method of manufacturing the same |
US8653658B2 (en) | 2011-11-30 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Planarized bumps for underfill control |
US20140146474A1 (en) * | 2012-11-27 | 2014-05-29 | Robert Scott Downing | Enclosure for electronic components with enhanced cooling |
US8970035B2 (en) | 2012-08-31 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for semiconductor package |
US9210831B2 (en) | 2013-04-15 | 2015-12-08 | International Business Machines Corporation | Separable and integrated heat sinks facilitating cooling multi-compnent electronic assembly |
WO2016044180A1 (en) * | 2014-09-15 | 2016-03-24 | The Regents Of The University Of Colorado, A Body Corporate | Vacuum-enhanced heat spreader |
US9343436B2 (en) | 2010-09-09 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked package and method of manufacturing the same |
US20160150678A1 (en) * | 2014-11-22 | 2016-05-26 | Gerald Ho Kim | Silicon Cooling Plate With An Integrated PCB |
CN106098631A (en) * | 2015-04-30 | 2016-11-09 | 迪尔公司 | Packaging part for semiconductor device |
US9646942B2 (en) | 2012-02-23 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for controlling bump height variation |
US9651312B2 (en) | 2009-03-06 | 2017-05-16 | Kelvin Thermal Technologies, Inc. | Flexible thermal ground plane and manufacturing the same |
EP3168869A1 (en) * | 2015-11-11 | 2017-05-17 | Altera Corporation | An integrated circuit package with enhanced cooling structure |
US20170179001A1 (en) * | 2015-12-21 | 2017-06-22 | International Business Machines Corporation | Counter-flow expanding channels for enhanced two-phase heat removal |
US20170303431A1 (en) * | 2014-11-22 | 2017-10-19 | Gerald Ho Kim | Silicon Cooling Plate With An Integrated PCB |
US9921004B2 (en) | 2014-09-15 | 2018-03-20 | Kelvin Thermal Technologies, Inc. | Polymer-based microfabricated thermal ground plane |
US10068830B2 (en) | 2014-02-13 | 2018-09-04 | Honeywell International Inc. | Compressible thermal interface materials |
US10083892B2 (en) | 2015-12-21 | 2018-09-25 | International Business Machines Corporation | Distribution and stabilization of fluid flow for interlayer chip cooling |
WO2018178745A1 (en) * | 2017-03-29 | 2018-10-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Chip-carrier socket for microfluidic-cooled three-dimensional electronic/photonic integrated circuits |
CN111383930A (en) * | 2018-12-31 | 2020-07-07 | 美光科技公司 | Package cooling through coil cavity |
US10724804B2 (en) | 2016-11-08 | 2020-07-28 | Kelvin Thermal Technologies, Inc. | Method and device for spreading high heat fluxes in thermal ground planes |
US10731925B2 (en) | 2014-09-17 | 2020-08-04 | The Regents Of The University Of Colorado, A Body Corporate | Micropillar-enabled thermal ground plane |
US10781349B2 (en) | 2016-03-08 | 2020-09-22 | Honeywell International Inc. | Thermal interface material including crosslinker and multiple fillers |
US11041103B2 (en) | 2017-09-08 | 2021-06-22 | Honeywell International Inc. | Silicone-free thermal gel |
US11072706B2 (en) | 2018-02-15 | 2021-07-27 | Honeywell International Inc. | Gel-type thermal interface material |
US11177192B2 (en) * | 2018-09-27 | 2021-11-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including heat dissipation structure and fabricating method of the same |
US11373921B2 (en) | 2019-04-23 | 2022-06-28 | Honeywell International Inc. | Gel-type thermal interface material with low pre-curing viscosity and elastic properties post-curing |
US11598594B2 (en) | 2014-09-17 | 2023-03-07 | The Regents Of The University Of Colorado | Micropillar-enabled thermal ground plane |
US11670627B1 (en) * | 2018-12-21 | 2023-06-06 | Psiquantum, Corp. | Hybrid system including photonic and electronic integrated circuits and cooling plate |
US11735495B2 (en) * | 2019-02-27 | 2023-08-22 | Intel Corporation | Active package cooling structures using molded substrate packaging technology |
US11930621B2 (en) | 2020-06-19 | 2024-03-12 | Kelvin Thermal Technologies, Inc. | Folding thermal ground plane |
US11935866B2 (en) | 2020-07-22 | 2024-03-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having reduced bump height variation |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI423403B (en) * | 2007-09-17 | 2014-01-11 | Ibm | Integrated circuit stack |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
JP2012138473A (en) * | 2010-12-27 | 2012-07-19 | Zycube:Kk | Mounting structure for semiconductor device and electronic component |
JP5770519B2 (en) * | 2011-04-20 | 2015-08-26 | 株式会社日本自動車部品総合研究所 | Cooling fin structure |
KR101128063B1 (en) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | Package-on-package assembly with wire bonds to encapsulation surface |
US20130044431A1 (en) * | 2011-08-18 | 2013-02-21 | Harris Corporation | Liquid cooling of stacked die through substrate lamination |
US8836136B2 (en) | 2011-10-17 | 2014-09-16 | Invensas Corporation | Package-on-package assembly with wire bond vias |
JP5891707B2 (en) * | 2011-10-28 | 2016-03-23 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
KR101343233B1 (en) | 2011-11-28 | 2013-12-18 | 삼성전기주식회사 | Power Module Package |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US9313921B2 (en) | 2012-08-30 | 2016-04-12 | International Business Machines Corporation | Chip stack structures that implement two-phase cooling with radial flow |
US8937810B2 (en) | 2012-09-14 | 2015-01-20 | International Business Machines Corporation | Electronic assembly with detachable coolant manifold and coolant-cooled electronic module |
US9066460B2 (en) | 2013-01-17 | 2015-06-23 | International Business Machines Corporation | Disassemblable electronic assembly with leak-inhibiting coolant capillaries |
US9093446B2 (en) | 2013-01-21 | 2015-07-28 | International Business Machines Corporation | Chip stack with electrically insulating walls |
JP5534067B1 (en) * | 2013-03-06 | 2014-06-25 | 日本電気株式会社 | Electronic component and electronic component cooling method |
US9082743B2 (en) | 2013-08-02 | 2015-07-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3DIC packages with heat dissipation structures |
US9583415B2 (en) * | 2013-08-02 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with thermal interface material on the sidewalls of stacked dies |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9041193B2 (en) | 2013-09-17 | 2015-05-26 | Hamilton Sundstrand Corporation | Semiconductor substrate including a cooling channel and method of forming a semiconductor substrate including a cooling channel |
FR3011977A1 (en) | 2013-10-15 | 2015-04-17 | St Microelectronics Grenoble 2 | ELECTRONIC DEVICE WITH CHIP OF INTEGRATED CIRCUITS AND ELECTRONIC SYSTEM |
KR102245770B1 (en) * | 2013-10-29 | 2021-04-28 | 삼성전자주식회사 | Semiconductor Package Device |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9287240B2 (en) * | 2013-12-13 | 2016-03-15 | Micron Technology, Inc. | Stacked semiconductor die assemblies with thermal spacers and associated systems and methods |
US9449896B2 (en) | 2014-01-13 | 2016-09-20 | Stmicroelectronics Sa | Device comprising a three-dimensional integrated structure with simplified thermal dissipation, and corresponding fabrication method |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
CN103839903B (en) * | 2014-03-10 | 2016-09-28 | 中国科学院微电子研究所 | The manufacture method of the three-dimensional stacked chip with heat sinking function |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US20160005675A1 (en) * | 2014-07-07 | 2016-01-07 | Infineon Technologies Ag | Double sided cooling chip package and method of manufacturing the same |
US9875953B2 (en) * | 2014-10-29 | 2018-01-23 | International Business Machines Corporation | Interlayer chip cooling apparatus |
US9735084B2 (en) * | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9679827B2 (en) * | 2014-12-24 | 2017-06-13 | Uzi Y. Vishkin | 3D VLSI interconnection network with microfluidic cooling, photonics and parallel processing architecture |
US9713286B2 (en) | 2015-03-03 | 2017-07-18 | International Business Machines Corporation | Active control for two-phase cooling |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9439330B1 (en) * | 2015-03-29 | 2016-09-06 | Banqiu Wu | 3D IC computer system |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9559038B2 (en) * | 2015-04-30 | 2017-01-31 | Deere & Company | Package for a semiconductor device |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
EP3096352B1 (en) * | 2015-05-22 | 2018-02-21 | Alcatel Lucent | A heat transfer method and device |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US20170229377A1 (en) * | 2016-02-04 | 2017-08-10 | International Business Machines Corporation | Liquid manifold structure for direct cooling of lidded electronics modules |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10317962B2 (en) | 2016-08-16 | 2019-06-11 | International Business Machines Corporation | Inducing heterogeneous microprocessor behavior using non-uniform cooling |
US10607963B2 (en) * | 2016-09-15 | 2020-03-31 | International Business Machines Corporation | Chip package for two-phase cooling and assembly process thereof |
US10558249B2 (en) * | 2016-09-27 | 2020-02-11 | International Business Machines Corporation | Sensor-based non-uniform cooling |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US10170392B2 (en) * | 2017-04-05 | 2019-01-01 | International Business Machines Corporation | Wafer level integration for embedded cooling |
DE102018203362A1 (en) | 2018-03-07 | 2019-09-12 | Robert Bosch Gmbh | Cooling device for cooling a power device |
JP7159620B2 (en) * | 2018-05-30 | 2022-10-25 | 富士電機株式会社 | Semiconductor devices, cooling modules, power converters and electric vehicles |
US11688665B2 (en) | 2018-06-13 | 2023-06-27 | Intel Corporation | Thermal management solutions for stacked integrated circuit devices |
US11482472B2 (en) * | 2018-06-13 | 2022-10-25 | Intel Corporation | Thermal management solutions for stacked integrated circuit devices |
JP7251951B2 (en) | 2018-11-13 | 2023-04-04 | 新光電気工業株式会社 | Semiconductor device and method for manufacturing semiconductor device |
US11454720B2 (en) * | 2018-11-28 | 2022-09-27 | Magna Electronics Inc. | Vehicle radar system with enhanced wave guide antenna system |
US11769710B2 (en) * | 2020-03-27 | 2023-09-26 | Xilinx, Inc. | Heterogeneous integration module comprising thermal management apparatus |
CN113327904B (en) * | 2021-04-29 | 2023-06-02 | 中国电子科技集团公司第二十九研究所 | Double-sided efficient heat-dissipation airtight packaging structure and preparation method thereof |
KR102553024B1 (en) * | 2021-07-26 | 2023-07-11 | 한국과학기술원 | Semiconductor package |
CN114551385B (en) * | 2022-04-28 | 2022-09-13 | 之江实验室 | Three-dimensional stacked packaging structure containing micro-channel heat dissipation structure and packaging method thereof |
CN115346883B (en) * | 2022-08-13 | 2023-11-21 | 江苏晟驰微电子有限公司 | Manufacturing device and manufacturing method for clamping voltage by using P-type sheet |
CN117457602A (en) * | 2023-12-22 | 2024-01-26 | 湘潭大学 | High-heat-flow chip packaging structure and service temperature real-time regulation and control method thereof |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5199165A (en) * | 1991-12-13 | 1993-04-06 | Hewlett-Packard Company | Heat pipe-electrical interconnect integration method for chip modules |
US5380956A (en) * | 1993-07-06 | 1995-01-10 | Sun Microsystems, Inc. | Multi-chip cooling module and method |
US5870823A (en) * | 1996-11-27 | 1999-02-16 | International Business Machines Corporation | Method of forming a multilayer electronic packaging substrate with integral cooling channels |
US6820684B1 (en) * | 2003-06-26 | 2004-11-23 | International Business Machines Corporation | Cooling system and cooled electronics assembly employing partially liquid filled thermal spreader |
US6975027B2 (en) * | 2001-08-30 | 2005-12-13 | Micron Technology, Inc. | Multi-chip electronic package and cooling system |
US7015572B2 (en) * | 2003-06-12 | 2006-03-21 | Kabushiki Kaisha Toshiba | Three-dimensionally mounted semiconductor module and three-dimensionally mounted semiconductor system |
US7139172B2 (en) * | 2004-07-01 | 2006-11-21 | International Business Machines Corporation | Apparatus and methods for microchannel cooling of semiconductor integrated circuit packages |
US7230334B2 (en) * | 2004-11-12 | 2007-06-12 | International Business Machines Corporation | Semiconductor integrated circuit chip packages having integrated microchannel cooling modules |
US20080066888A1 (en) * | 2006-09-08 | 2008-03-20 | Danaher Motion Stockholm Ab | Heat sink |
US7432592B2 (en) * | 2005-10-13 | 2008-10-07 | Intel Corporation | Integrated micro-channels for 3D through silicon architectures |
US7466732B2 (en) * | 2005-03-10 | 2008-12-16 | Northrop Grumman Corporation | Laser diode package with an internal fluid cooling channel |
USRE40618E1 (en) * | 2001-09-05 | 2009-01-06 | Stovokor Technology Llc | Integrated cooling system |
US20090108435A1 (en) * | 2007-10-31 | 2009-04-30 | Kerry Bernstein | Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly |
US7560813B2 (en) * | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7592697B2 (en) * | 2007-08-27 | 2009-09-22 | Intel Corporation | Microelectronic package and method of cooling same |
US20090251862A1 (en) * | 2008-04-03 | 2009-10-08 | International Business Machines Corporation | Silicon based microchannel cooling and electrical package |
US20100117209A1 (en) * | 2007-02-28 | 2010-05-13 | Bezama Raschid J | Multiple chips on a semiconductor chip with cooling means |
US7795726B2 (en) * | 2007-05-03 | 2010-09-14 | Delphi Technologies, Inc. | Liquid cooled power electronic circuit comprising a stacked array of directly cooled semiconductor chips |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003297989A (en) * | 2002-04-05 | 2003-10-17 | Moldec Kk | Cooling apparatus for integrated circuit and assembly for mounting integrated circuit |
-
2010
- 2010-02-24 US US12/711,455 patent/US7990711B1/en active Active
-
2011
- 2011-01-20 JP JP2012555006A patent/JP2013520835A/en active Pending
- 2011-01-20 GB GB1215987.7A patent/GB2491519B/en not_active Expired - Fee Related
- 2011-01-20 WO PCT/US2011/021848 patent/WO2011106116A1/en active Application Filing
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5199165A (en) * | 1991-12-13 | 1993-04-06 | Hewlett-Packard Company | Heat pipe-electrical interconnect integration method for chip modules |
US5380956A (en) * | 1993-07-06 | 1995-01-10 | Sun Microsystems, Inc. | Multi-chip cooling module and method |
US5870823A (en) * | 1996-11-27 | 1999-02-16 | International Business Machines Corporation | Method of forming a multilayer electronic packaging substrate with integral cooling channels |
US6975027B2 (en) * | 2001-08-30 | 2005-12-13 | Micron Technology, Inc. | Multi-chip electronic package and cooling system |
USRE40618E1 (en) * | 2001-09-05 | 2009-01-06 | Stovokor Technology Llc | Integrated cooling system |
US7015572B2 (en) * | 2003-06-12 | 2006-03-21 | Kabushiki Kaisha Toshiba | Three-dimensionally mounted semiconductor module and three-dimensionally mounted semiconductor system |
US6820684B1 (en) * | 2003-06-26 | 2004-11-23 | International Business Machines Corporation | Cooling system and cooled electronics assembly employing partially liquid filled thermal spreader |
US7139172B2 (en) * | 2004-07-01 | 2006-11-21 | International Business Machines Corporation | Apparatus and methods for microchannel cooling of semiconductor integrated circuit packages |
US7230334B2 (en) * | 2004-11-12 | 2007-06-12 | International Business Machines Corporation | Semiconductor integrated circuit chip packages having integrated microchannel cooling modules |
US7466732B2 (en) * | 2005-03-10 | 2008-12-16 | Northrop Grumman Corporation | Laser diode package with an internal fluid cooling channel |
US7560813B2 (en) * | 2005-06-14 | 2009-07-14 | John Trezza | Chip-based thermo-stack |
US7432592B2 (en) * | 2005-10-13 | 2008-10-07 | Intel Corporation | Integrated micro-channels for 3D through silicon architectures |
US20080066888A1 (en) * | 2006-09-08 | 2008-03-20 | Danaher Motion Stockholm Ab | Heat sink |
US20100117209A1 (en) * | 2007-02-28 | 2010-05-13 | Bezama Raschid J | Multiple chips on a semiconductor chip with cooling means |
US7795726B2 (en) * | 2007-05-03 | 2010-09-14 | Delphi Technologies, Inc. | Liquid cooled power electronic circuit comprising a stacked array of directly cooled semiconductor chips |
US7592697B2 (en) * | 2007-08-27 | 2009-09-22 | Intel Corporation | Microelectronic package and method of cooling same |
US20090108435A1 (en) * | 2007-10-31 | 2009-04-30 | Kerry Bernstein | Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly |
US20090311826A1 (en) * | 2007-10-31 | 2009-12-17 | International Business Machines Corporation | Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly |
US20090308578A1 (en) * | 2007-10-31 | 2009-12-17 | International Business Machines Corporation | Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly |
US20090251862A1 (en) * | 2008-04-03 | 2009-10-08 | International Business Machines Corporation | Silicon based microchannel cooling and electrical package |
Cited By (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10527358B2 (en) | 2009-03-06 | 2020-01-07 | Kelvin Thermal Technologies, Inc. | Thermal ground plane |
US10571200B2 (en) | 2009-03-06 | 2020-02-25 | Kelvin Thermal Technologies, Inc. | Thermal ground plane |
US9909814B2 (en) | 2009-03-06 | 2018-03-06 | Kelvin Thermal Technologies, Inc. | Flexible thermal ground plane and manufacturing the same |
US11353269B2 (en) | 2009-03-06 | 2022-06-07 | Kelvin Thermal Technologies, Inc. | Thermal ground plane |
US9651312B2 (en) | 2009-03-06 | 2017-05-16 | Kelvin Thermal Technologies, Inc. | Flexible thermal ground plane and manufacturing the same |
US20120007229A1 (en) * | 2010-07-08 | 2012-01-12 | International Business Machines Corporation | Enhanced thermal management of 3-d stacked die packaging |
US8299608B2 (en) * | 2010-07-08 | 2012-10-30 | International Business Machines Corporation | Enhanced thermal management of 3-D stacked die packaging |
US20120063090A1 (en) * | 2010-09-09 | 2012-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cooling mechanism for stacked die package and method of manufacturing the same |
US9343436B2 (en) | 2010-09-09 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked package and method of manufacturing the same |
US9318455B2 (en) | 2011-11-30 | 2016-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming a plurality of bumps on a substrate and method of forming a chip package |
US8653658B2 (en) | 2011-11-30 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Planarized bumps for underfill control |
US9646942B2 (en) | 2012-02-23 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for controlling bump height variation |
US10741520B2 (en) | 2012-02-23 | 2020-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of controlling bump height variation |
US9355977B2 (en) | 2012-08-31 | 2016-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for semiconductor package |
US8970035B2 (en) | 2012-08-31 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for semiconductor package |
US20140146474A1 (en) * | 2012-11-27 | 2014-05-29 | Robert Scott Downing | Enclosure for electronic components with enhanced cooling |
US9095075B2 (en) * | 2012-11-27 | 2015-07-28 | Hamilton Sundstrand Corporation | Enclosure for electronic components with enhanced cooling |
US9456527B2 (en) | 2013-04-15 | 2016-09-27 | International Business Machines Corporation | Fabricating separable and integrated heat sinks facilitating cooling multi-component electronic assembly |
US9210831B2 (en) | 2013-04-15 | 2015-12-08 | International Business Machines Corporation | Separable and integrated heat sinks facilitating cooling multi-compnent electronic assembly |
US10068830B2 (en) | 2014-02-13 | 2018-09-04 | Honeywell International Inc. | Compressible thermal interface materials |
WO2016044180A1 (en) * | 2014-09-15 | 2016-03-24 | The Regents Of The University Of Colorado, A Body Corporate | Vacuum-enhanced heat spreader |
CN106794656A (en) * | 2014-09-15 | 2017-05-31 | 科罗拉多州立大学董事会法人团体 | Vacuum strengthens radiator |
US9921004B2 (en) | 2014-09-15 | 2018-03-20 | Kelvin Thermal Technologies, Inc. | Polymer-based microfabricated thermal ground plane |
US10731925B2 (en) | 2014-09-17 | 2020-08-04 | The Regents Of The University Of Colorado, A Body Corporate | Micropillar-enabled thermal ground plane |
US11598594B2 (en) | 2014-09-17 | 2023-03-07 | The Regents Of The University Of Colorado | Micropillar-enabled thermal ground plane |
US20170303431A1 (en) * | 2014-11-22 | 2017-10-19 | Gerald Ho Kim | Silicon Cooling Plate With An Integrated PCB |
US20160150678A1 (en) * | 2014-11-22 | 2016-05-26 | Gerald Ho Kim | Silicon Cooling Plate With An Integrated PCB |
CN106098631A (en) * | 2015-04-30 | 2016-11-09 | 迪尔公司 | Packaging part for semiconductor device |
GB2540013B (en) * | 2015-04-30 | 2020-03-25 | Deere & Co | A package for a semiconductor device |
GB2540013A (en) * | 2015-04-30 | 2017-01-04 | Deere & Co | A package for a semiconductor device |
US9564385B2 (en) | 2015-04-30 | 2017-02-07 | Deere & Company | Package for a semiconductor device |
US10504819B2 (en) | 2015-11-11 | 2019-12-10 | Altera Corporation | Integrated circuit package with enhanced cooling structure |
EP3168869A1 (en) * | 2015-11-11 | 2017-05-17 | Altera Corporation | An integrated circuit package with enhanced cooling structure |
US9941189B2 (en) * | 2015-12-21 | 2018-04-10 | International Business Machines Corporation | Counter-flow expanding channels for enhanced two-phase heat removal |
US10199309B2 (en) | 2015-12-21 | 2019-02-05 | International Business Machines Corporation | Distribution and stabilization of fluid flow for interlayer chip cooling |
US10090226B2 (en) | 2015-12-21 | 2018-10-02 | International Business Machines Corporation | Distribution and stabilization of fluid flow for interlayer chip cooling |
US10083892B2 (en) | 2015-12-21 | 2018-09-25 | International Business Machines Corporation | Distribution and stabilization of fluid flow for interlayer chip cooling |
US10727159B2 (en) | 2015-12-21 | 2020-07-28 | International Business Machines Corporatin | Counter-flow expanding channels for enhanced two-phase heat removal |
US10727158B2 (en) | 2015-12-21 | 2020-07-28 | International Business Machines Corporation | Counter-flow expanding channels for enhanced two-phase heat removal |
US20170179001A1 (en) * | 2015-12-21 | 2017-06-22 | International Business Machines Corporation | Counter-flow expanding channels for enhanced two-phase heat removal |
US10529648B2 (en) | 2015-12-21 | 2020-01-07 | International Business Machines Corporation | Counter-flow expanding channels for enhanced two-phase heat removal |
US10559518B2 (en) | 2015-12-21 | 2020-02-11 | International Business Machines Corporation | Distribution and stabilization of fluid flow for interlayer chip cooling |
US10781349B2 (en) | 2016-03-08 | 2020-09-22 | Honeywell International Inc. | Thermal interface material including crosslinker and multiple fillers |
US10724804B2 (en) | 2016-11-08 | 2020-07-28 | Kelvin Thermal Technologies, Inc. | Method and device for spreading high heat fluxes in thermal ground planes |
WO2018178745A1 (en) * | 2017-03-29 | 2018-10-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Chip-carrier socket for microfluidic-cooled three-dimensional electronic/photonic integrated circuits |
US11562942B2 (en) | 2017-03-29 | 2023-01-24 | Telefonaktiebolaget Lm Ericsson (Publ) | Chip-carrier socket for microfluidic-cooled three-dimensional electronic/photonic integrated circuits |
US11041103B2 (en) | 2017-09-08 | 2021-06-22 | Honeywell International Inc. | Silicone-free thermal gel |
US11072706B2 (en) | 2018-02-15 | 2021-07-27 | Honeywell International Inc. | Gel-type thermal interface material |
US11177192B2 (en) * | 2018-09-27 | 2021-11-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device including heat dissipation structure and fabricating method of the same |
US11670627B1 (en) * | 2018-12-21 | 2023-06-06 | Psiquantum, Corp. | Hybrid system including photonic and electronic integrated circuits and cooling plate |
US11239129B2 (en) | 2018-12-31 | 2022-02-01 | Micron Technology, Inc. | Package cooling by coil cavity |
CN111383930A (en) * | 2018-12-31 | 2020-07-07 | 美光科技公司 | Package cooling through coil cavity |
US11735495B2 (en) * | 2019-02-27 | 2023-08-22 | Intel Corporation | Active package cooling structures using molded substrate packaging technology |
US11373921B2 (en) | 2019-04-23 | 2022-06-28 | Honeywell International Inc. | Gel-type thermal interface material with low pre-curing viscosity and elastic properties post-curing |
US11930621B2 (en) | 2020-06-19 | 2024-03-12 | Kelvin Thermal Technologies, Inc. | Folding thermal ground plane |
US11935866B2 (en) | 2020-07-22 | 2024-03-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having reduced bump height variation |
Also Published As
Publication number | Publication date |
---|---|
WO2011106116A1 (en) | 2011-09-01 |
GB201215987D0 (en) | 2012-10-24 |
US7990711B1 (en) | 2011-08-02 |
GB2491519B (en) | 2014-03-19 |
JP2013520835A (en) | 2013-06-06 |
GB2491519A (en) | 2012-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7990711B1 (en) | Double-face heat removal of vertically integrated chip-stacks utilizing combined symmetric silicon carrier fluid cavity and micro-channel cold plate | |
US7230334B2 (en) | Semiconductor integrated circuit chip packages having integrated microchannel cooling modules | |
US10622294B2 (en) | Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly | |
US9818726B2 (en) | Chip stack cooling structure | |
US11133237B2 (en) | Package with embedded heat dissipation features | |
EP3168869B1 (en) | An integrated circuit package with enhanced cooling structure | |
US7592697B2 (en) | Microelectronic package and method of cooling same | |
US8772927B2 (en) | Semiconductor package structures having liquid cooler integrated with first level chip package modules | |
US8482919B2 (en) | Power electronics card assemblies, power electronics modules, and power electronics devices | |
US20090201643A1 (en) | Integrated micro-channels for 3d through silicon architectures | |
US20100117209A1 (en) | Multiple chips on a semiconductor chip with cooling means | |
TWM617587U (en) | Chip package assembly | |
JP4997954B2 (en) | Circuit board, manufacturing method thereof, and semiconductor device | |
Brunschwiler et al. | Dual-side heat removal by silicon cold plate and interposer with embedded fluid channels | |
CN112542433B (en) | Chip packaging structure and packaging method | |
CN116013885A (en) | Chip heat dissipation packaging structure and forming method thereof | |
JP6263866B2 (en) | Semiconductor device | |
CN115050730A (en) | Packaging structure with double-sided heat dissipation structure and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDRY, PAUL S.;BRUNSCHWILER, THOMAS J.;COLGAN, EVAN G.;AND OTHERS;SIGNING DATES FROM 20100223 TO 20100224;REEL/FRAME:023983/0505 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |