US20120034766A1 - Method for manufacturing a semiconductor device - Google Patents

Method for manufacturing a semiconductor device Download PDF

Info

Publication number
US20120034766A1
US20120034766A1 US13/209,861 US201113209861A US2012034766A1 US 20120034766 A1 US20120034766 A1 US 20120034766A1 US 201113209861 A US201113209861 A US 201113209861A US 2012034766 A1 US2012034766 A1 US 2012034766A1
Authority
US
United States
Prior art keywords
film
nickel
semiconductor film
silicon
silicon film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/209,861
Inventor
Hisashi Ohtani
Akiharu Miyanaga
Takeshi Fukunaga
Hongyong Zhang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP29463393A external-priority patent/JP3431033B2/en
Priority claimed from JP30343693A external-priority patent/JP3431034B2/en
Priority claimed from JP16270594A external-priority patent/JP3431041B2/en
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to US13/209,861 priority Critical patent/US20120034766A1/en
Publication of US20120034766A1 publication Critical patent/US20120034766A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • H01L21/02667Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02672Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using crystallisation enhancing elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02422Non-crystalline insulating materials, e.g. glass, polymers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • H01L21/02667Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02675Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
    • H01L21/02686Pulsed laser beam
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1277Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using a crystallisation promoting species, e.g. local introduction of Ni catalyst
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66757Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/66772Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/78654Monocrystalline silicon transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • H01L29/78678Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1296Multistep manufacturing methods adapted to increase the uniformity of device parameters
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/016Catalyst

Definitions

  • the present invention relates to a process for manufacturing a semiconductor device having a crystalline semiconductor.
  • the present invention further relates to an electro-optical device such as an active matrix liquid crystal device using the semiconductor device.
  • TFTs Thin film transistors (referred to simply hereinafter as “TFTs”) are well known and are widely used in various types of integrated circuits or an electro-optical device, and particularly used for switching elements provided to each of pixels of an active matrix(-addressed) liquid crystal display device as well as in driver elements of the peripheral circuits thereof.
  • An amorphous silicon film can be utilized most readily as the thin film semiconductor for a TFT.
  • the electric characteristics of the amorphous silicon film are disadvantageously poor.
  • the use of a thin film of polysilicon (polycrystalline silicon), which is a crystalline silicon, can solve the problem.
  • Crystalline silicon is denoted as, for example, polycrystalline silicon, polysilicon, and microcrystalline silicon.
  • the crystalline silicon film can be prepared by first forming an amorphous silicon film, and then heat treating the resulting film for crystallization.
  • the heat treatment for the crystallization of the amorphous silicon film requires heating the film at a temperature of 600° C. or higher for a duration of 10 hours or longer. Such a heat treatment is detrimental for a glass substrate.
  • a Corning 7059 glass commonly used for the substrate of active matrix liquid crystal display devices has a glass distortion point of 593° C., and is therefore not suitable for large area substrates that are subjected to heating at a temperature of 600° C. or higher.
  • the crystallization of an amorphous silicon film can be effected by heating the film at 550° C. for a duration of about 4 hours. This can be accomplished by disposing a trace amount of nickel or palladium, or other elements such as lead, onto the surface of the amorphous silicon film.
  • catalyst elements capable of accelerating the crystallization of an amorphous silicon film can be introduced into the surface of the amorphous silicon film by depositing the elements by plasma treatment or vapor deposition, or by incorporating the elements by ion implantation.
  • the plasma treatment more specifically comprises adding the catalyst elements into the amorphous silicon film by generating a plasma in an atmosphere such as gaseous hydrogen or nitrogen using an electrode containing catalyst elements therein in a plasma CVD apparatus of a parallel plate type or positive columnar type.
  • the presence of the catalyst elements in a large quantity in the semiconductor is not preferred, because the use of such semiconductors greatly impairs the reliability and the electric stability of the device in which the semiconductor is used.
  • the catalyst elements are necessary in the crystallization of the amorphous silicon film, but are preferably not incorporated in the crystallized silicon. These conflicting requirements can be accomplished by selecting an element which tend to be inactive in crystalline silicon as the catalyst element, and by incorporating the catalyst element at a minimum amount possible for the crystallization of the film. Accordingly, the quantity of the catalyst element to be incorporated in the film must be controlled with high precision.
  • a trace amount of nickel i.e., a catalyst element capable of accelerating the crystallization of the amorphous silicon
  • vapor deposition is disadvantageous concerning the controllability of the film, and is therefore not suitable for precisely controlling the amount of the catalyst element to be incorporated in the amorphous silicon film.
  • the present invention aims to fabricate with high productivity, a thin film of crystalline silicon semiconductor by a heat treatment at a relatively low temperature using a catalyst element, provided that the catalyst element is incorporated by precisely controlling the quantity thereof.
  • the foregoing objects can be achieved by providing an amorphous silicon film with a catalytic element for promoting the crystallization thereof or a compound including the catalytic element in contact with the amorphous silicon film, and heat treating the amorphous silicon with said catalytic element or said compound being in contact therewith, thereby, the silicon film is crystallized.
  • a solution containing the catalytic element is provided in contact with an amorphous silicon film in order to introduce the catalytic element into the amorphous silicon film.
  • the silicon film having a crystallinity thus formed By utilizing the silicon film having a crystallinity thus formed, it is possible to form an active region including therein at least one electric junction such as PN, PI or NI junction.
  • semiconductor devices are thin film transistors (TFT), diodes, photo sensor, etc.
  • FIGS. 1A to 1D are cross sectional views for forming a crystalline silicon film in accordance with the present invention.
  • FIGS. 2A and 2B are cross sectional views showing a formation of a crystalline silicon film in accordance with the present invention.
  • FIG. 3 is a graph showing a relation of a lateral growth length of crystals with respect to a concentration of nickel in a solution
  • FIG. 4 is a graph showing a SIMS data with respect to nickel in a silicon region into which nickel is directly added;
  • FIG. 5 is a graph showing a SIMS data with respect to nickel in a silicon region where crystals grow along the lateral direction from the region into which nickel is directly added;
  • FIGS. 6A to 6E show cross sectional views showing a manufacturing process of a semiconductor device in accordance with Example 3 of the present invention
  • FIG. 7 shows a Ni concentration in a silicon film subjected to a plasma treatment
  • FIG. 8 is a Raman spectroscopic diagram with respect to a region into which nickel is directly added
  • FIG. 9 is a Raman spectroscopic diagram with respect to a region where crystals grow in a lateral direction
  • FIGS. 10A-10F are cross sectional views showing a manufacturing process of an electro-optical device in accordance with Example 4 of the present invention.
  • FIGS. 11A-11D are cross sectional views showing a manufacturing process of a TFT in accordance with Example 5 of the present invention.
  • FIG. 12 shows a schematic diagram of an active matrix type electro-optical device in accordance with Example 6 of the present invention.
  • FIGS. 13A and 13B are cross sectional views showing the formation of a crystalline silicon film in accordance with Example 7 of the present invention.
  • FIGS. 14A-14E are cross sectional views showing a manufacturing process of a TFT in accordance with Example 8 of the present invention.
  • FIGS. 15A and 15B are schematic diagrams showing an arrangement of an active layer of a TFT in accordance with Example 8 of the present invention.
  • the concentration of the catalyst element (e.g. nickel) in the solution can be accurately controlled in advance;
  • the amount of the catalyst element incorporated into the amorphous silicon film can be determined by the concentration of the catalyst element in the solution so long as the surface of the amorphous silicon film is brought into contact with the solution;
  • the catalyst element can be incorporated at a minimum concentration necessary for the crystallization into the amorphous silicon film, because the catalyst element adsorbed by the surface of the amorphous silicon film principally contributes to the crystallization of the film.
  • the word “including” or “containing” mentioned in the present specification may be understood as either (a) that the catalytic element is simply dispersed in a solution or (b) that the catalytic element is contained in a solution in a form of a compound.
  • a solution various aqueous solutions and organic solvent solutions can be used. Those solvents can be roughly classified into a polar solvent and a non-polar solvent.
  • Nickel compounds which are suitable for the polar solvent are nickel bromide, nickel acetate, nickel oxalate, nickel carbonate, nickel chloride, nickel, iodide, nickel nitrate, nickel sulfate, nickel formate, nickel acetyl acetonate, 4-cyclohexyl butyric acid, nickel oxide and nickel hydroxide.
  • benzene, toluene, xylene, carbon tetrachloride, chloroform or ether can be used as a non-polar solvent.
  • nickel compounds suitable for a non-polar solvent are nickel acetyl acetonate and 2-ethyl hexanoic acid nickel.
  • interfacial active agent to a solution containing a catalytic element. By doing so, the solution can be adhered to and adsorbed by a surface at a higher efficiency.
  • the interfacial active agent may be coated on the surface to be coated in advance of coating the solution.
  • the nickel can be completely solved by the solvent.
  • a material such as an emulsion in which elemental nickel or nickel compound is dispersed uniformly in a dispersion medium.
  • a polar solvent such as water for dissolving nickel
  • an amorphous silicon film repels such a solution.
  • a thin oxide film is preferably formed on the amorphous silicon film so that the solution can be provided thereon uniformly.
  • the thickness of the oxide film is preferably 100 A or less. Also, it is possible to add an interfacial active agent to the solution in order to increase a wetting property.
  • the solution when using a non-polar solvent such as toluene for obtaining a solution of 2-ethyl hexanoic acid nickel, the solution can be directly formed on the surface of an amorphous silicon film.
  • a material for increasing the adhesivity therebetween for example, OAP (containing hexamethyl disilazane as a main component, produced by Tokyo Oka Kogyo) which is used to increase adhesivity of a resist.
  • the concentration of the catalyst element in the solution depends on the kind of the solution, however, roughly speaking, the concentration of the catalyst element such as nickel by weight in the solution is 1 ppm to 200 ppm, and preferably, 1 ppm to 50 ppm, and more preferably 10 ppm or lower.
  • the concentration is determined based on the nickel concentration in the silicon film or the resistance against hydrofluoric acid of the film upon completion of the crystallization.
  • the crystal growth can be controlled by applying the solution containing the catalyst element to a selected portion of the amorphous silicon film.
  • the crystals can be grown in the silicon film by heating the silicon film in a direction approximately parallel with the plane of the silicon film from the region onto which the solution is directly applied toward the region onto which the solution is not applied.
  • this lateral growth region contains the catalyst element at a lower concentration. It is useful to utilize a crystalline silicon film as an active layer region for a semiconductor device, however, in general, the concentration of the impurity in the active region is preferably as low as possible. Accordingly, the use of the lateral growth region for the active layer region is useful in device fabrication.
  • nickel as the catalyst element is particularly effective in the process according to the present invention.
  • other useful catalyst elements include nickel (Ni), palladium (Pd), platinum (Pt), copper (Cu), silver (Ag), gold (Au), indium (In), tin (Sn), phosphorus (P), arsenic (As), and antimony (Sb).
  • the catalyst element may be at least one selected from the elements belonging to the Group VIII, Mb, IVb, and Vb of the periodic table.
  • the present example refers to a process for fabricating a crystalline silicon film on the surface of a glass substrate.
  • a catalyst element nickel in this case
  • FIGS. 1A-1D the process for incorporating a catalyst element (nickel in this case) into the amorphous silicon film is described below.
  • a Corning 7059 glass substrate 100 mm ⁇ 100 mm in size is used.
  • An amorphous silicon film from 100 to 1,500 A in thickness is deposited by plasma CVD or LPCVD. More specifically in this case, an amorphous silicon film 12 is deposited at a thickness of 1,000 A by plasma CVD ( FIG. 1A ).
  • the amorphous silicon film is subjected to hydrofluoric acid treatment to remove impurities and a natural oxide formed thereon, if necessary.
  • This treatment is followed by the deposition of an oxide film 13 on the amorphous silicon film to a thickness of from 10 to 50 ⁇ .
  • a natural oxide film may be utilized as the oxide film.
  • the precise thickness of the oxide film 13 is not available because the film is extremely thin.
  • the natural oxide film is assumably about 20 A in thickness.
  • the oxide film 13 is deposited by irradiating an ultraviolet (UV) radiation in an oxygen atmosphere for a duration of 5 minutes.
  • the oxide film 13 can be formed otherwise by thermal oxidation.
  • the oxide film can be formed by a treatment using aqueous hydrogen peroxide.
  • the oxide film 13 is provided with an aim to fully spread the acetate solution containing nickel, which is to be applied in the later step, on the entire surface of the amorphous silicon film. More briefly, the oxide film 13 is provided for improving the wettability of the amorphous silicon film. If the aqueous acetate solution were to be applied directly, for instance, the amorphous silicon film would repel the aqueous acetate solution to prevent nickel from being incorporated uniformly into the surface of the amorphous silicon film.
  • An aqueous acetate solution containing nickel added therein is prepared thereafter. More specifically, an aqueous acetate solution containing nickel at a concentration of 10 to 200 ppm, e.g. 100 ppm, is prepared. Two milliliters of the resulting acetate solution is dropped to the surface of the oxide film 13 on the amorphous silicon film 12 , and is maintained as it is for a predetermined duration of time, preferably for a duration of 0.5 minutes or longer, e.g. for a duration of 5 minutes. Spin drying at 2,000 rpm using a spinner is effected for 60 seconds thereafter to remove the unnecessary solution ( FIGS. 1C and 1D ).
  • the concentration of nickel in the acetate solution is practically 1 ppm or more, preferably, 10 ppm or higher.
  • the solution needs not be only an acetate solution, and other applicable solutions include those of hydrochlorides, nitrates, and sulfates. Otherwise, those of organic ocrylates and toluene can be used as well.
  • the oxide film 13 need not be incorporated because the solution can be directly applied to the amorphous silicon film to introduce the catalyst elements into the film.
  • the coating of the solution is carried out at one time or may be repeated, thereby, it is possible to form a film containing nickel on the surface of the amorphous silicon film 12 uniformly to a thickness of several angstrom to several hundreds angstrom after the spin dry.
  • the nickel contained in this film will diffuse into the amorphous silicon film during a heating process carried out later and will function to promote the crystallization of the amorphous silicon film.
  • the film containing nickel or other materials do not necessarily have to be in the form of a completely continuous film, that is, it may be discontinuous, for example, in the form of number of clusters.
  • the amorphous silicon film coated with one of the above solutions is kept as it is thereafter for a duration of 5 minutes.
  • the final concentration of nickel catalyst element in the crystallized silicon film 12 can be controlled by changing this retention time, however, the most influencing factor in controlling the final concentration of nickel catalyst element in the crystallized silicon film is the concentration of the nickel catalyst element in the solution.
  • the silicon film coated with a nickel-containing solution thus obtained is subjected to heat treatment at a temperature of 550° C. for a duration of 4 hours in a nitrogen atmosphere in a heating furnace.
  • a thin film of crystalline silicon 12 is formed on the substrate 11 .
  • the heat treatment can be effected at any temperature of 450° C. or higher. If a low temperature is selected, however, the heat treatment would consume much time and result in a poor production efficiency. If a heat treatment temperature of 550° C. or higher were to be selected, on the other hand, the problem of heat resistance of the glass substrate must be considered.
  • the present example refers to a process similar to that described in Example 1, except that a silicon oxide film 1,200 A in thickness is provided selectively to incorporate nickel into selected regions of the amorphous silicon film using the silicon oxide film as a mask.
  • a silicon oxide film is deposited to a thickness of 1,000 ⁇ or more e.g. 1200 A as a mask on an amorphous silicon film 12 .
  • the silicon oxide film 21 may be thinner than 1000 A, e.g. 500 A if the film is sufficiently dense as a mask.
  • the silicon oxide film 21 is patterned into a predetermined pattern thereafter by means of a conventional photolithography technique.
  • a thin silicon oxide film 20 is formed by irradiating a UV radiation in oxygen atmosphere for 5 minutes. The thickness of the silicon oxide film 20 is presumably from about 20 to 50 A ( FIG. 2A ).
  • the function of the silicon oxide film thus formed for improving the wettability of the amorphous silicon film might be occasionally provided by the hydrophilic nature of the silicon oxide film formed as the mask in case the solution is matched with the size of the mask pattern. However, this is a special case, and, in general, a silicon oxide film 20 is safely used.
  • the amorphous silicon film 12 is crystallized thereafter by applying heat treatment at 550° C. for a duration of 4 hours in gaseous nitrogen. It can be seen that the crystal growth proceeds along a lateral direction from the region 22 into which nickel is introduced as shown by arrow 23 toward the region 25 into which nickel is not directly introduced.
  • the reference numeral 24 shows a region in which the nickel is directly introduced to cause the crystallization and the reference numeral 25 shows a region in which the crystallization proceeds laterally from the region 24 .
  • the crystals grown in a lateral direction are monocrystalline in the form of needle or column having uniform widths
  • FIG. 3 shows the relation between the distance ( ⁇ m) of the crystal growth to the region 23 along the transverse (lateral) direction and the nickel concentration (ppm) in the aqueous acetate solution.
  • FIG. 3 reads that a crystal growth for a distance of 25 ⁇ m or longer can be realized by preparing a solution containing nickel at a concentration of 100 ppm or higher. It can be also assumed from FIG. 3 that a crystal growth along the lateral direction of about 10 ⁇ m can be obtained by using an aqueous acetate solution containing nickel at a concentration of 10 ppm.
  • the datum plotted in FIG. 3 are for the case that the structure was held for a duration of 5 minutes after applying the nickel-containing aqueous acetate solution. However, the distance of crystal growth along the lateral direction changes with the retention time.
  • the retention time increases proportional to the distance of the crystal growth along the lateral direction.
  • the increment tends to saturate with increasing retention time to 5 minutes or longer.
  • the retention time is also subject to the temperature, and a strict control of the temperature is indispensable.
  • the distance of crystal growth can be increased in total by elevating the temperature of heat treatment and by elongating the duration of the heat treatment.
  • FIGS. 4 and 5 show the nickel concentration in a silicon film obtained by introducing nickel using an aqueous acetate solution containing 100 ppm nickel and thereafter heat treating the silicon film at 550° C. for a duration of 4 hours.
  • the nickel concentration is obtained by secondary ion mass spectroscopy (SIMS).
  • FIG. 4 shows the nickel concentration of the region 24 shown in FIG. 2C , i.e., the region into which nickel is directly incorporated.
  • FIG. 5 shows the nickel concentration of the region 25 in FIG. 2C , i.e., the region in which crystal growth occurred along the lateral direction from the region 22 .
  • the nickel concentration of the region in which the crystal growth occurs along the lateral direction is lower by about one digit as compared with that of the region into which nickel is introduced directly.
  • the nickel concentration in the crystallized silicon film in the region into which nickel is introduced directly can be suppressed to a level of 10 18 cm ⁇ 3 by using an aqueous acetate solution containing nickel at a concentration of 10 ppm.
  • the nickel concentration in the crystalline silicon region in which the crystal growth occurs along the lateral direction can be suppressed to 10 17 cm ⁇ 3 or lower by using an aqueous acetate solution containing nickel at a concentration of 10 ppm and effecting the heat treatment at 550° C. or higher for a duration of 4 hours or longer.
  • a sample is prepared through a process in which, instead of using a nickel containing solution, an amorphous silicon film is exposed to a plasma which is produced by using an electrode containing an amount of nickel in order to add the nickel into the silicon (this is called as a plasma treatment), and further the silicon film is crystallized by a heat annealing at 550° C. for 4 hours.
  • the condition of the plasma treatment is selected so that the same degree of a lateral crystal growth can be obtained as in the case where an acetic acid containing nickel at 100 ppm is used.
  • the SIMS data with respect to this sample is shown in FIG. 7 .
  • the nickel concentration in the lateral growth region is higher than 5 ⁇ 10 18 atoms/cm 3 which is undesirably high for an active region of a semiconductor device. Accordingly, it is to be understood that the use of a solution is advantageous for minimizing the concentration of the nickel in the lateral growth region.
  • FIG. 8 shows a result of Raman spectroscopy with respect to the region corresponding to FIG. 4 , namely, the region where the nickel is directly introduced.
  • FIG. 8 indicates that the crystallinity in this region is extremely high.
  • FIG. 9 shows a result of Raman spectroscopy with respect to the region where the crystal grows laterally. As can be seen, even in the lateral growth area, the intensity of the Raman spectrum is more than 1 ⁇ 3 of the intensity of the single crystal silicon. Accordingly, it is concluded that the crystallinity in the lateral growth region is also high.
  • the crystalline silicon film thus fabricated by the process according to the present invention is characterized in that it exhibits an excellent resistance against hydrofluoric acid.
  • a hydrofluoric acid is usually used as an etchant. If the crystalline silicon film has a sufficiently high resistance against the hydrofluoric acid, a large selection ratio (the difference in the etching rate of the silicon oxide film and the crystalline silicon film) can be objected so as to remove the silicon oxide film alone. Accordingly, a crystalline silicon film having high resistance against attack of hydrofluoric acid is of great advantage in the fabrication process of a semiconductor device.
  • the present example relates to a process for fabricating TFTs which are provided to each of the pixels of an active matrix liquid crystal display device, using a crystalline silicon film fabricated by the process according to the present invention.
  • the TFTs thus obtained can be applied not only to liquid crystal display devices, but also to a wide field generally denoted as thin film integrated circuits (ICs).
  • ICs thin film integrated circuits
  • a silicon oxide film (not shown in the figure) is deposited to a thickness of 2,000 A as a base coating on a glass substrate. This silicon oxide film is provided to prevent the diffusion of impurities into the device structure from the glass substrate.
  • An amorphous silicon film is deposited thereafter to a thickness of 1,000 A in a manner similar to that used in Example 1. After removing the natural oxide film by a treatment using hydrofluoric acid, a thin film of an oxide film is formed to a thickness of about 20 A by means of UV irradiation under a gaseous oxygen atmosphere.
  • the resulting amorphous silicon film having the oxide film thereon is coated with an aqueous acetate solution containing nickel at a concentration of 10 ppm.
  • the resulting structure is retained for a duration of 5 minutes, and is subjected thereafter to spin drying using a spinner.
  • the silicon oxide film is removed thereafter using a buferred hydrofluoric acid, and a silicon film is crystallized by heating the resulting structure at 550° C. for a duration of 4 hours.
  • the process up to this step is the same as that described in Example 1.
  • the silicon film thus crystallized is patterned to form an island-like region 104 as shown in FIG. 6A .
  • the island-like region 104 provides the active layer for the TFT.
  • a silicon oxide film 105 is formed thereafter for a thickness of from 200 to 1,500 A at a thickness of 1,000 ⁇ .
  • the silicon oxide film functions as a gate insulating film ( FIG. 6A ).
  • the silicon oxide film 105 is deposited by means of RF plasma CVD process using TEOS (tetraethoxysilane). That is, TEOS is decomposed and then deposited together with oxygen at a substrate temperature of 150 to 600° C., preferably in the range of 300 to 450° C. TEOS and oxygen are introduced at a pressure ratio of 1:1 to 1:3 under a total pressure of 0.05 to 0.5 Torr, while applying an RF power of 100 to 250 W. Otherwise, the silicon oxide film can be fabricated by reduced pressure CVD or normal pressure CVD using TEOS as the starting gas together with gaseous ozone, while maintaining the substrate temperature in the range of from 350 to 600° C., preferably, in the range of from 400 to 550° C. The film thus deposited is annealed in oxygen or under ozone in the temperature range from 400 to 600° C. for a duration of from 30 to 60 minutes.
  • TEOS tetraethoxysilane
  • the crystallization of the silicon region 104 can be accelerated by irradiating a laser beam using a KrF excimer laser (operating at a wavelength of 248 nm at a pulse width of 20 nsec) or an intense light equivalent thereto.
  • the application of RTA (rapid thermal annealing) using infrared radiation is particularly effective because the silicon film can be heated selectively without heating the glass substrate.
  • RTA is especially useful in the fabrication of insulated gate field effect semiconductor devices because it decreases the interface level between the silicon layer and the silicon oxide film.
  • an aluminum film is deposited to a thickness of from 2,000 A to 1 ⁇ m by electron beam vapor deposition, and is patterned to form a gate electrode 106 .
  • the aluminum film may contain from 0.15 to 0.2% by weight of scandium as a dopant.
  • the substrate is then immersed into an ethylene glycol solution controlled to a pH of about 7 and containing 1 to 3% tartaric acid to effect anodic oxidation using platinum as the cathode and the aluminum gate electrode as the anode.
  • the anodic oxidation is effected by first increasing the voltage to 220 V at a constant rate, and then holding the voltage at 220 V for 1 hour to complete the oxidation.
  • the voltage is preferably increased at a rate of from 2 to 5 V/minute.
  • An anodic oxide 109 is formed at a thickness of from 1,500 to 3,500 A, more specifically, at a thickness of, for example, 2,000 A in this manner ( FIG. 6B ).
  • Impurities are implanted into the island-like silicon film of the TFT in a self-aligned manner by ion doping (plasma doping) using the gate electrode portion as a mask.
  • Phosphine (PH 3 ) is used as a doping gas to implant phosphorus at a dose of from 1 ⁇ 10 15 to 4 ⁇ 10 15 cm ⁇ 2 .
  • the crystallinity of the portion whose crystallinity is impaired by the introduction of impurities is cured by irradiating a laser beam using a KrF excimer laser operating at a wavelength of 248 nm and a pulse width of 20 asec.
  • the laser is operated at an energy density of from 150 to 400 mJ/cm 2 , preferably, in a range from 200 to 250 mJ/cm 2 .
  • N-type impurity regions (regions doped with phosphorus) 108 are formed.
  • the sheet resistance of the regions is found to be in the range of 200 to 800 ⁇ /square.
  • This step of laser annealing can be replaced by an RTA process, i.e., a rapid thermal annealing process using a flash lamp, which comprises elevating the temperature of the silicon film rapidly to a range of from 1,000 to 1,200° C. (as measured on the silicon monitor).
  • RTA rapid thermal annealing process using a flash lamp
  • This method of annealing is also called as RTP (rapid thermal process).
  • a silicon oxide film is deposited thereafter to a thickness of 3,000 A as an interlayer dielectric 110 by means of plasma CVD using TEOS together with oxygen, or by means of reduced pressure CVD or normal pressure CVD using TEOS together with ozone.
  • the substrate temperature is maintained in the range of 250 to 450° C., for instance, at 350° C.
  • a smooth surface is obtained thereafter by mechanically polishing the resulting silicon oxide film.
  • An ITO coating is deposited thereon by sputtering, and is patterned to provide a pixel electrode 111 ( FIG. 6D ).
  • the interlayer dielectric 110 is etched to form contact holes in the source/drain as shown in FIG. 6E , and interconnections 112 and 113 are formed using chromium or titanium nitride to connect the interconnection 113 to the pixel electrode 111 .
  • nickel is incorporated into the silicon film by using an aqueous solution containing nickel at such a low concentration of 10 ppm. Accordingly, a silicon film having a high resistance against hydrofluoric acid can be realized and contact holes can be formed stably and with high reproducibility.
  • a complete TFT can be formed by finally annealing the silicon film in hydrogen in a temperature range of 300 to 400° C. for a duration of from 0.1 to 2 hours to accomplish the hydrogenation of the silicon film.
  • a plurality of TFTs similar to the one described hereinbefore are fabricated simultaneously, and are arranged in a matrix to form an active matrix liquid crystal display device.
  • the concentration of the nickel contained in the active layer is in the range of 5 ⁇ 10 16 to 3 ⁇ 10 18 atoms/cm 3 .
  • the process according to the present example comprises crystallizing the portion into which nickel is introduced.
  • the process can be modified as in Example 2. That is, nickel can be incorporated to selected portions through a mask, and crystals may be allowed to grow from the portions in a lateral direction. This region of crystal growth is used for the device.
  • a device far more preferred from the viewpoint of electric stability and reliability can be realized by further lowering the nickel concentration of the active layer region of the device.
  • FIGS. 10A-10F are cross sectional views for explaining the manufacture of the TFT in accordance with this example.
  • a substrate 201 for example glass substrate, is washed and provided with a silicon oxide film 202 on its surface.
  • the silicon oxide film 202 is formed through a plasma CVD with oxygen and tetraethoxysilane used as starting gases.
  • the thickness of the film is 2000 A, for example.
  • an amorphous silicon film 203 of an intrinsic type having a thickness of 500-1500 A, for example, 1000 A is formed on the silicon oxide film 202 , following which a silicon oxide film 205 of 500-2000 A, for example 1000 A is formed on the amorphous silicon film successively.
  • the silicon oxide film 205 is selectively etched in order to form an opening 206 at which the amorphous silicon film is exposed.
  • a nickel containing solution (an acetic acid salt solution here) is coated on the entire surface in the same manner as set forth in Example 2.
  • the concentration of nickel in the acetic acid salt solution is 100 ppm.
  • the other conditions are the same as in Example 2.
  • a nickel containing film 207 is formed.
  • the amorphous silicon film 203 provided with the nickel containing film in contact therewith is crystallized through a heat annealing at 500-620° C. for 4 hours in a nitrogen atmosphere.
  • the crystallization starts from the region under the opening 206 where the silicon film directly contacts the nickel containing film and further proceeds in a direction parallel with the substrate.
  • a reference numeral 204 indicates a portion of the silicon film where the silicon film is directly added with nickel and crystallized while a reference numeral 203 indicates a portion where the crystal grows in a lateral direction.
  • the crystals grown in the lateral direction are about 25 ⁇ m. Also, the direction of the crystal growth is approximately along an axes of [111].
  • the silicon oxide film 205 is removed. At this time, an oxide film formed on the silicon film in the opening 206 is simultaneously removed. Further, the silicon film 204 is patterned by dry etching to form an active layer 208 in the form of an island as shown in FIG. 10B . It should be noted that the nickel is contained in the silicon film at a higher concentration not only under the opening 206 where the nickel is directly added but also at a portion where top ends of the crystals exist. The patterning of the silicon film should be done in such a manner that the patterned silicon film 208 should not include such portions at which nickel is contained at a higher concentration.
  • the patterned active layer 208 is then exposed to an atmosphere containing 100% aqueous vapor of 10 atm at 500-600° C., typically, 550° C. for one hour in order to oxidize the surface thereof and thus to form a silicon oxide film 209 of 1000 A.
  • the substrate is maintained in an ammonium atmosphere (1 atm, 100%) at 400° C.
  • the silicon oxide film 209 is irradiated with an infrared light having an intensity peak at a wavelength in the range of 0.6-4 ⁇ m, for example, 0.8-1.4 ⁇ m for 30-180 seconds in order to nitride the silicon oxide film 209 .
  • HCI may be added to the atmosphere at 0.1 to 10%.
  • a halogen lamp is used as a light source of the infrared light.
  • the intensity of the IR light is controlled so that a temperature on the surface of a monitoring single crystalline silicon wafer is set between 900-1200° C. More specifically, the temperature is monitored by means of a thermocouple embedded in a single crystal silicon wafer and is transferred back to the IR light source (feed back).
  • the temperature rising rate is kept constant in the range of 50-200° C./sec. and also the substrate is cooled naturally at 20-100° C./sec. Since the IR light can heat the silicon film selectively, it is possible to minimize the heating of the glass substrate.
  • an aluminum film is formed by sputtering method to a thickness of 3000-8000 A, for example, 6000 A and then patterned into a gate electrode 210 .
  • the aluminum film may preferably contain scandium at 0.01-0.2%.
  • the surface of the aluminum electrode 210 is anodic oxidized to form an anodic oxide film 211 in an ethylene glycol solution containing a tartaric acid at 1-5%.
  • the thickness of the oxide film 211 is 2000 A, which will determine the size of an offset gate area which is to be formed in a later step as discussed below.
  • an N-type conductivity impurity (phosphorous, here) is introduced into the active layer in a self-aligning manner by ion doping method (also called as plasma doping method) in order to form impurity regions 212 and 213 .
  • ion doping method also called as plasma doping method
  • Phosphine (PH 3 ) is used as a dopant gas.
  • the acceleration voltage is 60-90 kV, for example, 80 kV.
  • the dose amount is 1 ⁇ 10 15 -8 ⁇ 10 15 cm ⁇ 2 , for example, 4 ⁇ 10 15 cm ⁇ 2 .
  • the impurity regions 212 and 213 are offset from the gate electrode by a distance “x”.
  • This configuration is advantageous for reducing a leak current (off current) which occurs when applying a reverse bias voltage (i.e. a negative voltage in the case of an MITT) to the gate electrode.
  • a reverse bias voltage i.e. a negative voltage in the case of an MITT
  • the offset configuration is particularly advantageous when the TFT is used for controlling a pixel of an active matrix as is the case in the present example.
  • an annealing is performed with a laser irradiation.
  • a laser a KrF excimer laser (wavelength: 248 nm, pulse width: 20 nsec.) or other lasers may be used.
  • the conditions of the laser irradiation in the case of KrF excimer laser are: energy density is 200-400 mJ/cm 2 , for example, 250 mJ/cm 2 , a number of shots is 2-10 shots per one site, for example, 2 shots.
  • the substrate is heated to 200-450° C. to enhance the effect of the irradiation.
  • an interlayer insulating film 214 of silicon oxide is formed through a plasma CVD to a thickness of 6000 A. Further, a transparent polyimide film 215 is formed by spin coating to obtain a leveled surface. Then, a transparent conductive film made of indium tin oxide for example is formed on the leveled surface by sputtering to a thickness of 800 A and patterned into a pixel electrode 216 .
  • the interlayer insulating films 214 and 215 are provided with contact holes therethrough, through which electrode/wirings 217 and 218 can reach the impurity regions of the TFT.
  • the electrode/wirings 217 and 218 are formed of a metallic material, for example, a multi-layer of titanium nitride and aluminum.
  • an annealing in a hydrogen atmosphere of 1 atm is carried out at 350° C. for 30 minutes in order to complete a pixel circuit of an active matrix circuit having TFTs.
  • This example is directed to a manufacture of a TFT and will be described with reference to FIGS. 11A-11D .
  • the same reference numerals will be referred to for describing the same or similar elements as those of the previous example.
  • a base film 202 of silicon oxide is initially formed on a Corning 7059) substrate 201 by sputtering to 2000 A thick.
  • the substrate is annealed at a temperature higher than a distortion point of the substrate following which the glass is cooled to a temperature less than the distortion point at a rate of 0.1-1.0° C./minute.
  • This step may be performed either before or after the formation of the base film 201 or it may be done both before and after the formation of the base film 201 .
  • the substrate may be heated at 620-660° C. for 1-4 hours, following which it is cooled at 0.1-0.3° C. and taken out from a furnace when the temperature decreases to 400-500° C.
  • an intrinsic (I-type) amorphous silicon film is formed to 500-1500 ⁇ thick, for example, 1000 A through plasma CVD.
  • the amorphous silicon film is crystallized in the same manner as in Example 1. Therefore, the redundant explanation will be omitted.
  • the silicon film is patterned into an island form having a dimension of 10-1000 microns square. Accordingly, a crystalline silicon film 208 in the form of an island is formed as an active layer of a TFT as shown in FIG. 11A .
  • the surface of the silicon film is oxidized by exposing the surface to an oxidizing atmosphere to form an oxide film 209 .
  • the oxidizing atmosphere contains an aqueous vapor at 70-90%.
  • the pressure and the temperature of the atmosphere is 1 atm and 500-750° C., typically 600° C.
  • the atmosphere is produced by a pyrogenic reaction from oxygen and hydrogen gases with a hydrogen/oxygen ratio being 1.5-1.9.
  • the silicon film is exposed to the thus formed atmosphere for 3-5 hours.
  • the oxide film 209 having a thickness of 500-1500 A, for example, 1000 A is formed.
  • the surface of the silicon film is reduced (eaten) by 50 A or more due to the oxidation, an effect of a contamination of the upper most surface of the silicon film does not extend to the silicon-silicon oxide interface. In other words, by the oxidation, it is possible to obtain a clean silicon-silicon oxide interface. Also, since the thickness of the silicon oxide film is two times as the thickness of the portion of the silicon film to be oxidized, when the silicon film is originally 1000 A thick and the silicon oxide film obtained is 1000 A, the thickness of the silicon film remaining after the oxidation is 500 A.
  • the thinner a silicon oxide film (gate insulating film) and an active layer are, the higher a mobility is and the smaller an off current is.
  • a preliminary crystallization of an amorphous silicon film is easier when its thickness is thicker. Accordingly, there was a contradiction in the crystallization process and electrical characteristics with respect to the thickness of the active layer.
  • the present example advantageously solves this problem. That is, the amorphous silicon film having a larger thickness is initially formed so that a better crystalline silicon film can be obtained, following which the thickness of the silicon film is reduced by the oxidation, resulting in an improvement of characteristics of the active layer of a TFT. Moreover, an amorphous component or grain boundaries contained in the crystalline silicon film tend to be oxidized during the thermal oxidation, resulting in a decrease in recombination centers contained the active layer.
  • the substrate After the formation of the silicon oxide film 209 through thermal oxidation, the substrate is annealed in a 100% monoxide dinitrogen atmosphere at 1 atm and 600° C. for 2 hours.
  • a silicon containing 0.01 to 0.2% phosphorous is deposited through low pressure CVD to 3000-8000 A thick, for example, 6000 A, and then patterned into a gate electrode 210 . Further, using the gate electrode 210 as a mask, an N-type conductivity impurity is added into a portion of the active layer in a self-aligning manner by ion doping. Phosphine is used as a dopant gas. The doping condition is substantially the same as in the Example 4. The dose amount is, for example, 5 ⁇ 10 15 cm ⁇ 2 . Thus, N-type impurity regions 212 and 213 are formed.
  • an annealing is performed with a KrF excimer laser in the same manner as set forth in Example 4.
  • the laser annealing may be replaced by a lamp annealing with a near infrared ray.
  • the near infrared ray is absorbed by crystalline silicon more effectively than by amorphous silicon. Accordingly, the annealing with the near infrared ray is comparable with a thermal annealing at 1000° C. or more.
  • an interlayer insulating film 214 of silicon oxide is formed to 6000 ⁇ thick by a plasma CVD.
  • a polyimide may be used instead of silicon oxide.
  • contact holes are formed through the insulating film.
  • Electrode/wirings 217 and 218 are formed through the contact holes by using a multilayer of titanium nitride and aluminum films.
  • an annealing in a hydrogen atmosphere is conducted at 350° C. and 1 atm for 30 minutes. Thus, a TFT is completed.
  • the mobility of the thus formed TFT is 110-150 cm 2 /Vs.
  • the S value is 0.2-0.5 V/digit.
  • the mobility is 90-120 cm 2 /V s and the S value is 0.4-0.6 V/digit.
  • the mobility in accordance with the present example can be increased by 20% or more and the S value can be reduced by 20% or more as compared with a case where a gate insulating film is formed by a known PVD or CVD.
  • the reliability of the TFT in accordance with the present example is comparable to that of a TFT which is produced through a thermal oxidation at a temperature as high as 1000° C.
  • FIG. 12 shows an example of an active matrix type liquid crystal device in accordance with the present example.
  • reference numeral 61 shows a glass substrate
  • 63 shows a pixel area having a plurality of pixels in the form of a matrix each of which is provided with a TFT as a switching element.
  • Reference numeral 62 shows peripheral driver region(s) in which driver TFTs are provided in order to drive the TFTs of the pixel area.
  • the pixel area 63 and the driver region 62 are united on the same substrate 61 .
  • the TFTs provided in the driver region 62 need to have a high mobility in order to allow a large amount of electric currents to pass therethrough. Also the TFTs Provided in the pixel area 63 need to have a lower leak current property in order to increase a charge retention ability of pixel electrodes.
  • the TFTs manufactured in accordance with Example 3 are suitable as the TFTs of the pixel area 63 .
  • the present example is a modification of Example 1. That is, before forming a nickel acetate aqueous solution, a rubbing treatment is performed on a silicon oxide surface in order to form number of minute scratches there.
  • a Corning 7059 substrate 11 having a silicon oxide film as a base film 18 is provided.
  • the silicon oxide film is formed by sputtering to a thickness of 2000 A for example.
  • an amorphous silicon film 12 is formed by plasma CVD to a thickness of 300-800 A, for example, 500 A.
  • the surface of the amorphous silicon film is treated with a hydrofluoric acid in order to remove a contamination or a natural oxide formed thereon.
  • a silicon oxide film of 10-100 A thick is formed by exposing the substrate in an oxygen atmosphere with the surface being irradiated with a UV light (not shown). The oxidation may be carried out with a hydrogen peroxide treatment or thermal oxidation.
  • fine scratches are formed on the silicon oxide film by a rubbing treatment as shown by reference numeral 17 .
  • the rubbing treatment is carried out with a diamond paste.
  • a cotton cloth or a rubber may be used instead of diamond paste. It is desirable that scratches have a uniform direction, width and gap.
  • a film of nickel acetate is formed by spin coating in the same manner as in Example 1.
  • the nickel acetate solution is absorbed by the scratches uniformly.
  • the amorphous silicon film is then furnace annealed at 550° C. for 4 hours in a nitrogen atmosphere like in Example 1.
  • a crystalline silicon film is obtained.
  • the grain sizes and orientation directions of the grains 19 in the thus obtained film are more uniform than that obtained in Example 1.
  • the grains 19 are extended in one direction and have an approximately rectangular or ellipse shape or the like.
  • the dimension or number of scratches can be controlled by changing a density of the diamond paste. Since it is difficult to observe the scratches with a microscope, the rubbing condition is determined in such a manner that the size of grains or density of remaining amorphous silicon in the obtained crystalline silicon film can be maximized.
  • the condition of the treatment is selected so that lengths of amorphous regions which remain after the crystallization be 1 ⁇ m or less, preferably, 0.3 ⁇ m or less.
  • Example 1 In the case of Example 1 in which a rubbing treatment is not performed, there is a tendency that the nickel is not uniformly diffused and non-crystallized regions in the form of 1-10 ⁇ m circles are observed. Accordingly, the rubbing treatment improves the uniformity of the obtained crystals.
  • FIGS. 14 A- 14 E are cross sectional views showing the manufacturing process.
  • a silicon oxide film 202 is formed by a plasma CVD to a thickness of 3000 A on a substrate 201 made of Corning 7059 glass (10 cm square). Then, an amorphous silicon film 203 is formed by plasma CVD to a thickness of 300-1000 A, for example, 500 A on the silicon oxide film 202 .
  • the thus formed amorphous silicon film is crystallized by the process as set forth in Example 7.
  • a laser annealing is performed in order to improve the crystallinity with a Kr excimer laser (248 nm wavelength) having a power density 200-350 mJ/cm 2 .
  • amorphous components which remain in the crystalline silicon film are completely crystallized.
  • the silicon film 203 is patterned into an island form silicon film 208 as shown in FIG. 14B .
  • the location and the direction of the silicon island with respect to grain boundaries can be selected in such a manner as shown in FIGS. 15A and 15B .
  • the electrical characteristics of a TFT is greatly influenced by the number and direction of the grains (grain boundaries) included in the channel region. For example, when there are a number of TFTs, a leak current property of each TFT varies depending upon the number and direction of the grains contained in the channel region thereof.
  • the TFT has an electrical property which is the same as that of a single crystalline TFT.
  • the leak current becomes larger.
  • grain boundaries extend in a direction perpendicular to a direction of a drain current, the leak current becomes smaller.
  • the active region 208 it is desirable to arrange the active region 208 in such a way that a drain current of a TFT flows in a direction perpendicular to the direction of grain boundaries, i.e. the rubbing directions. Moreover, the rubbing treatment makes the size of crystal grains uniform, which results in that non-crystallized region can be epitaxially crystallized by a subsequent laser irradiation.
  • a silicon oxide film of 200-1500 A thick, for example, 1000 A thick is formed as a gate insulating film 209 through plasma CVD.
  • an aluminum containing Si at 1 weight % or Sc at 0.1 to 0.3 weight % is sputter formed to 1000 A to 3 ⁇ m, for example 5000 A, following which it is patterned into a gate electrode 210 .
  • the aluminum electrode is then subjected to an anodic oxidation process using an ethylene glycol solution containing a tartaric acid at 1-3%.
  • the pH of the electrolyte is about 7.
  • a platinum electrode is used as a cathode while the aluminum electrode is used as an anode.
  • the voltage is increased with an electric current maintained constant until it reaches 220 V and then this condition is maintained for one hour.
  • an anodic oxide film 211 is formed to a thickness of 1500-3500 A, for example 2000 A.
  • an impurity having one conductivity type (boron) is introduced into the silicon island through an ion doping method with the gate electrode 210 used as a mask in a self-aligning manner.
  • Diborane (B 2 H 6 ) is used as a dopant gas.
  • the dose amount is 4-10 ⁇ 10 15 cm ⁇ 2 .
  • the acceleration voltage is 65 kV.
  • the impurity regions 212 and 213 are activated by irradiating KrF excimer laser (248 nm wavelength, 20 nsec. pulse width).
  • the energy density of the laser beam is 200-400 mJ/cm 2 , preferably, 250-300 mJ/cm 2 .
  • an interlayer insulating film 214 made of silicon oxide is formed through plasma CVD to a thickness of 3000 A. Then, a contact hole is formed on the impurity region 212 (source) through the interlayer insulating film 214 and the gate insulating film 209 by etching. An aluminum film is then formed by sputtering and patterned to form a source electrode 217 .
  • silicon nitride is deposited through plasma CVD to 2000-6000 ⁇ as a passivation film 215 .
  • a contact hole is formed on the impurity region (drain) 213 through the passivation film 215 , interlayer insulating film 214 and the gate insulating film 209 by etching.
  • an indium tin oxide film (ITO) is formed into a pixel electrode 216 .
  • ITO indium tin oxide film
  • the nickel containing film may be formed by using a non-aqueous solution such as alcohol.
  • a non-aqueous solution such as alcohol
  • the solution may be directly formed on the amorphous silicon film without using an oxide film.
  • a nickel containing compound such as nickel acetyl acetonate may be dissolved by ethanol. This material can be decomposed during the heating for the crystallization because the decomposition temperature thereof is relatively low.
  • the amount of the nickel acetyl acetonate is selected so that the concentration of the nickel in the solution is controlled to be 100 ppm.
  • the nickel containing film can be obtained by coating the solution and then dried by a spin dry method at 1500 rpm for 1 minute.
  • the contact angle of the alcohol is smaller than that of water
  • the amount of the solution used for forming the film may be smaller than in the case when a water solution is used. In this case, a drop of 2 ml with respect to 100 mm square is appropriate.
  • the subsequent steps for forming the crystalline silicon may be entirely the same as those explained in the preferred embodiments.
  • an elemental nickel may be dissolved by an acid. That is, a nitric acid of 0.1 mol/l is used as an acid. Nickel powder is dissolved in this acid at 50 ppm.

Abstract

A process for fabricating a highly stable and reliable semiconductor, comprising: coating the surface of an amorphous silicon film with a solution containing a catalyst element capable of accelerating the crystallization of the amorphous silicon film, and heat treating the amorphous silicon film thereafter to crystallize the film.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a process for manufacturing a semiconductor device having a crystalline semiconductor. The present invention further relates to an electro-optical device such as an active matrix liquid crystal device using the semiconductor device.
  • 2. Prior Art
  • Thin film transistors (referred to simply hereinafter as “TFTs”) are well known and are widely used in various types of integrated circuits or an electro-optical device, and particularly used for switching elements provided to each of pixels of an active matrix(-addressed) liquid crystal display device as well as in driver elements of the peripheral circuits thereof.
  • An amorphous silicon film can be utilized most readily as the thin film semiconductor for a TFT. However, the electric characteristics of the amorphous silicon film are disadvantageously poor. The use of a thin film of polysilicon (polycrystalline silicon), which is a crystalline silicon, can solve the problem. Crystalline silicon is denoted as, for example, polycrystalline silicon, polysilicon, and microcrystalline silicon. The crystalline silicon film can be prepared by first forming an amorphous silicon film, and then heat treating the resulting film for crystallization.
  • The heat treatment for the crystallization of the amorphous silicon film requires heating the film at a temperature of 600° C. or higher for a duration of 10 hours or longer. Such a heat treatment is detrimental for a glass substrate. For instance, a Corning 7059 glass commonly used for the substrate of active matrix liquid crystal display devices has a glass distortion point of 593° C., and is therefore not suitable for large area substrates that are subjected to heating at a temperature of 600° C. or higher.
  • According to the study of the present inventors, it was found that the crystallization of an amorphous silicon film can be effected by heating the film at 550° C. for a duration of about 4 hours. This can be accomplished by disposing a trace amount of nickel or palladium, or other elements such as lead, onto the surface of the amorphous silicon film.
  • The elements above (hereinafter referred to as “catalyst elements capable of accelerating the crystallization of an amorphous silicon film” or simply as “catalyst elements”) can be introduced into the surface of the amorphous silicon film by depositing the elements by plasma treatment or vapor deposition, or by incorporating the elements by ion implantation. The plasma treatment more specifically comprises adding the catalyst elements into the amorphous silicon film by generating a plasma in an atmosphere such as gaseous hydrogen or nitrogen using an electrode containing catalyst elements therein in a plasma CVD apparatus of a parallel plate type or positive columnar type.
  • However, the presence of the catalyst elements in a large quantity in the semiconductor is not preferred, because the use of such semiconductors greatly impairs the reliability and the electric stability of the device in which the semiconductor is used.
  • That is, the catalyst elements are necessary in the crystallization of the amorphous silicon film, but are preferably not incorporated in the crystallized silicon. These conflicting requirements can be accomplished by selecting an element which tend to be inactive in crystalline silicon as the catalyst element, and by incorporating the catalyst element at a minimum amount possible for the crystallization of the film. Accordingly, the quantity of the catalyst element to be incorporated in the film must be controlled with high precision.
  • The crystallization process using nickel or the like was studied in detail. The following findings were obtained as a result:
  • (1) In case of incorporating nickel by plasma treatment into an amorphous silicon film, nickel is found to intrude into the film to a considerable depth of the amorphous silicon film before subjecting the film to a heat treatment;
  • (2) The initial nucleation occurs from the surface from which nickel is incorporated; and
  • (3) When a nickel layer is deposited on the amorphous silicon film, the crystallization of an amorphous silicon film occurs in the same manner as in the case of effecting plasma treatment.
  • In view of the foregoing, it is assumed that not all of the nickel introduced by the plasma treatment functions to promote the crystallization of silicon. That is, if a large amount of nickel is introduced, there exists an excess amount of the nickel which does not function effectively. For this reason, the inventors consider that it is a point or face at which the nickel contacts the silicon that functions to promote the crystallization of the silicon at lower temperatures. Further, it is assumed that the nickel has to be dispersed in the silicon in the form of atoms. Namely, it is assumed that nickel needs to be dispersed in the vicinity of a surface of an amorphous silicon film in the form of atoms, and the concentration of the nickel should be as small as possible but within a range which is sufficiently high to promote the low temperature crystallization.
  • A trace amount of nickel, i.e., a catalyst element capable of accelerating the crystallization of the amorphous silicon, can be incorporated in the vicinity of the surface of the amorphous silicon film by, for example, vapor deposition. However, vapor deposition is disadvantageous concerning the controllability of the film, and is therefore not suitable for precisely controlling the amount of the catalyst element to be incorporated in the amorphous silicon film.
  • SUMMARY OF THE INVENTION
  • In the light of the aforementioned circumstances, the present invention aims to fabricate with high productivity, a thin film of crystalline silicon semiconductor by a heat treatment at a relatively low temperature using a catalyst element, provided that the catalyst element is incorporated by precisely controlling the quantity thereof.
  • In accordance with one aspect of the present invention, the foregoing objects can be achieved by providing an amorphous silicon film with a catalytic element for promoting the crystallization thereof or a compound including the catalytic element in contact with the amorphous silicon film, and heat treating the amorphous silicon with said catalytic element or said compound being in contact therewith, thereby, the silicon film is crystallized.
  • More specifically, a solution containing the catalytic element is provided in contact with an amorphous silicon film in order to introduce the catalytic element into the amorphous silicon film.
  • It is another feature of the present invention to add a material selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, Pd, Sn, P, As and Sb into a silicon semiconductor film at a trace amount by contacting a solution containing said material with the silicon film and then crystallize the silicon semiconductor film by heating at a relatively low temperature.
  • By utilizing the silicon film having a crystallinity thus formed, it is possible to form an active region including therein at least one electric junction such as PN, PI or NI junction. Examples of semiconductor devices are thin film transistors (TFT), diodes, photo sensor, etc.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing objects and features of the present invention will be described in detail with reference to the attached figures in which:
  • FIGS. 1A to 1D are cross sectional views for forming a crystalline silicon film in accordance with the present invention;
  • FIGS. 2A and 2B are cross sectional views showing a formation of a crystalline silicon film in accordance with the present invention;
  • FIG. 3 is a graph showing a relation of a lateral growth length of crystals with respect to a concentration of nickel in a solution;
  • FIG. 4 is a graph showing a SIMS data with respect to nickel in a silicon region into which nickel is directly added;
  • FIG. 5 is a graph showing a SIMS data with respect to nickel in a silicon region where crystals grow along the lateral direction from the region into which nickel is directly added;
  • FIGS. 6A to 6E show cross sectional views showing a manufacturing process of a semiconductor device in accordance with Example 3 of the present invention;
  • FIG. 7 shows a Ni concentration in a silicon film subjected to a plasma treatment;
  • FIG. 8 is a Raman spectroscopic diagram with respect to a region into which nickel is directly added;
  • FIG. 9 is a Raman spectroscopic diagram with respect to a region where crystals grow in a lateral direction;
  • FIGS. 10A-10F are cross sectional views showing a manufacturing process of an electro-optical device in accordance with Example 4 of the present invention.
  • FIGS. 11A-11D are cross sectional views showing a manufacturing process of a TFT in accordance with Example 5 of the present invention;
  • FIG. 12 shows a schematic diagram of an active matrix type electro-optical device in accordance with Example 6 of the present invention;
  • FIGS. 13A and 13B are cross sectional views showing the formation of a crystalline silicon film in accordance with Example 7 of the present invention;
  • FIGS. 14A-14E are cross sectional views showing a manufacturing process of a TFT in accordance with Example 8 of the present invention; and
  • FIGS. 15A and 15B are schematic diagrams showing an arrangement of an active layer of a TFT in accordance with Example 8 of the present invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • The use of a solution for adding nickel or the like according to the present invention is advantageous in the following points:
  • (a) The concentration of the catalyst element (e.g. nickel) in the solution can be accurately controlled in advance;
  • (b) The amount of the catalyst element incorporated into the amorphous silicon film can be determined by the concentration of the catalyst element in the solution so long as the surface of the amorphous silicon film is brought into contact with the solution; and
  • (c) The catalyst element can be incorporated at a minimum concentration necessary for the crystallization into the amorphous silicon film, because the catalyst element adsorbed by the surface of the amorphous silicon film principally contributes to the crystallization of the film.
  • The word “including” or “containing” mentioned in the present specification may be understood as either (a) that the catalytic element is simply dispersed in a solution or (b) that the catalytic element is contained in a solution in a form of a compound. As a solution, various aqueous solutions and organic solvent solutions can be used. Those solvents can be roughly classified into a polar solvent and a non-polar solvent.
  • Water, alcohol, acid or ammonium can be used as a polar solvent. Examples of nickel compounds which are suitable for the polar solvent are nickel bromide, nickel acetate, nickel oxalate, nickel carbonate, nickel chloride, nickel, iodide, nickel nitrate, nickel sulfate, nickel formate, nickel acetyl acetonate, 4-cyclohexyl butyric acid, nickel oxide and nickel hydroxide.
  • Also, benzene, toluene, xylene, carbon tetrachloride, chloroform or ether can be used as a non-polar solvent. Examples of nickel compounds suitable for a non-polar solvent are nickel acetyl acetonate and 2-ethyl hexanoic acid nickel.
  • Further, it is possible to add an interfacial active agent to a solution containing a catalytic element. By doing so, the solution can be adhered to and adsorbed by a surface at a higher efficiency. The interfacial active agent may be coated on the surface to be coated in advance of coating the solution.
  • Also, when using an elemental nickel (metal), it is necessary to use an acid to dissolve it.
  • In the foregoing examples, the nickel can be completely solved by the solvent. However, even if the nickel is not completely solved, it is possible to use a material such as an emulsion in which elemental nickel or nickel compound is dispersed uniformly in a dispersion medium.
  • When using a polar solvent such as water for dissolving nickel, it is likely that an amorphous silicon film repels such a solution. In such a case, a thin oxide film is preferably formed on the amorphous silicon film so that the solution can be provided thereon uniformly. The thickness of the oxide film is preferably 100 A or less. Also, it is possible to add an interfacial active agent to the solution in order to increase a wetting property.
  • Further, it is possible to conduct a rubbing treatment on the surface of the thin oxide film in order to give the surface an irregularity with a uniform gap, width and direction. Such irregularity helps the solvent to permeate, thereby, increasing the uniformity of the size and directions of crystal grains. Also, such a crystalline semiconductor film in which crystals are oriented in a particular direction is advantageous to be used for a semiconductor device in order to increase a uniformity of device characteristics.
  • Also, when using a non-polar solvent such as toluene for obtaining a solution of 2-ethyl hexanoic acid nickel, the solution can be directly formed on the surface of an amorphous silicon film. However, it is possible to interpose between the amorphous silicon film and the solution a material for increasing the adhesivity therebetween, for example, OAP (containing hexamethyl disilazane as a main component, produced by Tokyo Oka Kogyo) which is used to increase adhesivity of a resist.
  • The concentration of the catalyst element in the solution depends on the kind of the solution, however, roughly speaking, the concentration of the catalyst element such as nickel by weight in the solution is 1 ppm to 200 ppm, and preferably, 1 ppm to 50 ppm, and more preferably 10 ppm or lower. The concentration is determined based on the nickel concentration in the silicon film or the resistance against hydrofluoric acid of the film upon completion of the crystallization.
  • The crystal growth can be controlled by applying the solution containing the catalyst element to a selected portion of the amorphous silicon film. In particular, the crystals can be grown in the silicon film by heating the silicon film in a direction approximately parallel with the plane of the silicon film from the region onto which the solution is directly applied toward the region onto which the solution is not applied.
  • It is also confirmed that this lateral growth region contains the catalyst element at a lower concentration. It is useful to utilize a crystalline silicon film as an active layer region for a semiconductor device, however, in general, the concentration of the impurity in the active region is preferably as low as possible. Accordingly, the use of the lateral growth region for the active layer region is useful in device fabrication.
  • The use of nickel as the catalyst element is particularly effective in the process according to the present invention. However, other useful catalyst elements include nickel (Ni), palladium (Pd), platinum (Pt), copper (Cu), silver (Ag), gold (Au), indium (In), tin (Sn), phosphorus (P), arsenic (As), and antimony (Sb). Otherwise, the catalyst element may be at least one selected from the elements belonging to the Group VIII, Mb, IVb, and Vb of the periodic table.
  • Example 1
  • The present example refers to a process for fabricating a crystalline silicon film on the surface of a glass substrate. Referring to FIGS. 1A-1D, the process for incorporating a catalyst element (nickel in this case) into the amorphous silicon film is described below. A Corning 7059 glass substrate 100 mm×100 mm in size is used.
  • An amorphous silicon film from 100 to 1,500 A in thickness is deposited by plasma CVD or LPCVD. More specifically in this case, an amorphous silicon film 12 is deposited at a thickness of 1,000 A by plasma CVD (FIG. 1A).
  • Then, the amorphous silicon film is subjected to hydrofluoric acid treatment to remove impurities and a natural oxide formed thereon, if necessary. This treatment is followed by the deposition of an oxide film 13 on the amorphous silicon film to a thickness of from 10 to 50 Å. A natural oxide film may be utilized as the oxide film. The precise thickness of the oxide film 13 is not available because the film is extremely thin. However, the natural oxide film is assumably about 20 A in thickness. The oxide film 13 is deposited by irradiating an ultraviolet (UV) radiation in an oxygen atmosphere for a duration of 5 minutes. The oxide film 13 can be formed otherwise by thermal oxidation. Furthermore, the oxide film can be formed by a treatment using aqueous hydrogen peroxide.
  • The oxide film 13 is provided with an aim to fully spread the acetate solution containing nickel, which is to be applied in the later step, on the entire surface of the amorphous silicon film. More briefly, the oxide film 13 is provided for improving the wettability of the amorphous silicon film. If the aqueous acetate solution were to be applied directly, for instance, the amorphous silicon film would repel the aqueous acetate solution to prevent nickel from being incorporated uniformly into the surface of the amorphous silicon film.
  • An aqueous acetate solution containing nickel added therein is prepared thereafter. More specifically, an aqueous acetate solution containing nickel at a concentration of 10 to 200 ppm, e.g. 100 ppm, is prepared. Two milliliters of the resulting acetate solution is dropped to the surface of the oxide film 13 on the amorphous silicon film 12, and is maintained as it is for a predetermined duration of time, preferably for a duration of 0.5 minutes or longer, e.g. for a duration of 5 minutes. Spin drying at 2,000 rpm using a spinner is effected for 60 seconds thereafter to remove the unnecessary solution (FIGS. 1C and 1D).
  • The concentration of nickel in the acetate solution is practically 1 ppm or more, preferably, 10 ppm or higher. The solution needs not be only an acetate solution, and other applicable solutions include those of hydrochlorides, nitrates, and sulfates. Otherwise, those of organic ocrylates and toluene can be used as well. In case of using the organic solutions, the oxide film 13 need not be incorporated because the solution can be directly applied to the amorphous silicon film to introduce the catalyst elements into the film.
  • The coating of the solution is carried out at one time or may be repeated, thereby, it is possible to form a film containing nickel on the surface of the amorphous silicon film 12 uniformly to a thickness of several angstrom to several hundreds angstrom after the spin dry. The nickel contained in this film will diffuse into the amorphous silicon film during a heating process carried out later and will function to promote the crystallization of the amorphous silicon film. By the way, it is the inventors' intention that the film containing nickel or other materials do not necessarily have to be in the form of a completely continuous film, that is, it may be discontinuous, for example, in the form of number of clusters.
  • The amorphous silicon film coated with one of the above solutions is kept as it is thereafter for a duration of 5 minutes. The final concentration of nickel catalyst element in the crystallized silicon film 12 can be controlled by changing this retention time, however, the most influencing factor in controlling the final concentration of nickel catalyst element in the crystallized silicon film is the concentration of the nickel catalyst element in the solution.
  • The silicon film coated with a nickel-containing solution thus obtained is subjected to heat treatment at a temperature of 550° C. for a duration of 4 hours in a nitrogen atmosphere in a heating furnace. Thus, a thin film of crystalline silicon 12 is formed on the substrate 11.
  • The heat treatment can be effected at any temperature of 450° C. or higher. If a low temperature is selected, however, the heat treatment would consume much time and result in a poor production efficiency. If a heat treatment temperature of 550° C. or higher were to be selected, on the other hand, the problem of heat resistance of the glass substrate must be considered.
  • Example 2
  • The present example refers to a process similar to that described in Example 1, except that a silicon oxide film 1,200 A in thickness is provided selectively to incorporate nickel into selected regions of the amorphous silicon film using the silicon oxide film as a mask.
  • Referring to FIGS. 2A to 2C, the process for fabricating a semiconductor according to the present example is described below. A silicon oxide film is deposited to a thickness of 1,000 Å or more e.g. 1200 A as a mask on an amorphous silicon film 12. The silicon oxide film 21, however, may be thinner than 1000 A, e.g. 500 A if the film is sufficiently dense as a mask. The silicon oxide film 21 is patterned into a predetermined pattern thereafter by means of a conventional photolithography technique. A thin silicon oxide film 20 is formed by irradiating a UV radiation in oxygen atmosphere for 5 minutes. The thickness of the silicon oxide film 20 is presumably from about 20 to 50 A (FIG. 2A). The function of the silicon oxide film thus formed for improving the wettability of the amorphous silicon film might be occasionally provided by the hydrophilic nature of the silicon oxide film formed as the mask in case the solution is matched with the size of the mask pattern. However, this is a special case, and, in general, a silicon oxide film 20 is safely used.
  • Then, similar to the process described in Example 1, 5 milliliters (with 10 respect to a substrate 10 cm×10 cm in size) of an acetate solution containing 100 ppm of nickel is dropped to the surface of the resulting structure. A uniform aqueous film is formed on the entire surface of the substrate by effecting spin coating using a spinner at 50 rpm for a duration of 10 seconds. Then, after maintaining the state for a duration of 5 minutes, the resulting structure is subjected to spin drying using a spinner at a rate of 2,000 rpm for a duration of 60 seconds. During the retention time, the substrate may be rotated on the spinner at a rate of 100 rpm or lower (FIG. 2B).
  • The amorphous silicon film 12 is crystallized thereafter by applying heat treatment at 550° C. for a duration of 4 hours in gaseous nitrogen. It can be seen that the crystal growth proceeds along a lateral direction from the region 22 into which nickel is introduced as shown by arrow 23 toward the region 25 into which nickel is not directly introduced.
  • In FIG. 2C, the reference numeral 24 shows a region in which the nickel is directly introduced to cause the crystallization and the reference numeral 25 shows a region in which the crystallization proceeds laterally from the region 24.
  • It was confirmed through transmission electron microscopy (TEM) and electron diffraction that:
  • (a) the crystals grown in a lateral direction are monocrystalline in the form of needle or column having uniform widths;
  • (b) the growth direction of the crystals are approximately parallel with the substrate surface although it depends upon the film thickness; and
  • (c) the growth direction of the crystals are substantially aligned with the [111] axis of the crystals.
  • From the foregoing facts, it can be concluded that the surface of the lateral growth region 25 has a plane which is perpendicular to the [111] direction, namely at least one of planes {111} and those expressed by {hkl} (h+k=l), for example, {110}, {123}, {134}, {235}, {145}, {156}, {257}, or {167}, or the neighborhood thereof.
  • It should be noted that since crystalline silicon has a diamond structure of which space group is indicated by Fd3m, when the above index hid is even-odd mixing, a forbidden reflection occurs and it can not be observed with the electron diffraction.
  • FIG. 3 shows the relation between the distance (μm) of the crystal growth to the region 23 along the transverse (lateral) direction and the nickel concentration (ppm) in the aqueous acetate solution.
  • FIG. 3 reads that a crystal growth for a distance of 25 μm or longer can be realized by preparing a solution containing nickel at a concentration of 100 ppm or higher. It can be also assumed from FIG. 3 that a crystal growth along the lateral direction of about 10 μm can be obtained by using an aqueous acetate solution containing nickel at a concentration of 10 ppm.
  • The datum plotted in FIG. 3 are for the case that the structure was held for a duration of 5 minutes after applying the nickel-containing aqueous acetate solution. However, the distance of crystal growth along the lateral direction changes with the retention time.
  • In case of using an aqueous acetate solution containing nickel at a concentration of 100 ppm, for instance, longer distance of crystal growth can be obtained with increasing retention time up to 1 minute. However, once a retention time of 1 minute or longer is set, the further increase becomes insignificant.
  • In case an aqueous acetate solution containing nickel at a concentration of 50 ppm is used, the retention time increases proportional to the distance of the crystal growth along the lateral direction. However, the increment tends to saturate with increasing retention time to 5 minutes or longer.
  • Furthermore, it should be noted that temperature greatly influences the time necessary for a reaction to achieve an equilibrium. Accordingly, the retention time is also subject to the temperature, and a strict control of the temperature is indispensable. Thus, the distance of crystal growth can be increased in total by elevating the temperature of heat treatment and by elongating the duration of the heat treatment.
  • FIGS. 4 and 5 show the nickel concentration in a silicon film obtained by introducing nickel using an aqueous acetate solution containing 100 ppm nickel and thereafter heat treating the silicon film at 550° C. for a duration of 4 hours. The nickel concentration is obtained by secondary ion mass spectroscopy (SIMS).
  • FIG. 4 shows the nickel concentration of the region 24 shown in FIG. 2C, i.e., the region into which nickel is directly incorporated. FIG. 5 shows the nickel concentration of the region 25 in FIG. 2C, i.e., the region in which crystal growth occurred along the lateral direction from the region 22.
  • By comparing the data of FIG. 4 with that of FIG. 5, it can be seen that the nickel concentration of the region in which the crystal growth occurs along the lateral direction is lower by about one digit as compared with that of the region into which nickel is introduced directly.
  • It can be seen also that the nickel concentration in the crystallized silicon film in the region into which nickel is introduced directly can be suppressed to a level of 1018 cm−3 by using an aqueous acetate solution containing nickel at a concentration of 10 ppm.
  • Conclusively, it is understood that the nickel concentration in the crystalline silicon region in which the crystal growth occurs along the lateral direction can be suppressed to 1017 cm−3 or lower by using an aqueous acetate solution containing nickel at a concentration of 10 ppm and effecting the heat treatment at 550° C. or higher for a duration of 4 hours or longer.
  • In conclusion, it is possible to control the concentration of nickel in the region 24 of the silicon film where the nickel is directly added within a range of 1×1016 atoms/cm3 to 1×1019 atoms/cm3 by controlling the density of the solution and the retention time and further to maintain the concentration of the nickel in the lateral growth region 25 below that.
  • For comparison, a sample is prepared through a process in which, instead of using a nickel containing solution, an amorphous silicon film is exposed to a plasma which is produced by using an electrode containing an amount of nickel in order to add the nickel into the silicon (this is called as a plasma treatment), and further the silicon film is crystallized by a heat annealing at 550° C. for 4 hours. The condition of the plasma treatment is selected so that the same degree of a lateral crystal growth can be obtained as in the case where an acetic acid containing nickel at 100 ppm is used. The SIMS data with respect to this sample is shown in FIG. 7. As can be seen, in the case of using a plasma treatment, the nickel concentration in the lateral growth region is higher than 5×1018 atoms/cm3 which is undesirably high for an active region of a semiconductor device. Accordingly, it is to be understood that the use of a solution is advantageous for minimizing the concentration of the nickel in the lateral growth region.
  • FIG. 8 shows a result of Raman spectroscopy with respect to the region corresponding to FIG. 4, namely, the region where the nickel is directly introduced. FIG. 8 indicates that the crystallinity in this region is extremely high. Also, FIG. 9 shows a result of Raman spectroscopy with respect to the region where the crystal grows laterally. As can be seen, even in the lateral growth area, the intensity of the Raman spectrum is more than ⅓ of the intensity of the single crystal silicon. Accordingly, it is concluded that the crystallinity in the lateral growth region is also high.
  • The crystalline silicon film thus fabricated by the process according to the present invention is characterized in that it exhibits an excellent resistance against hydrofluoric acid. To the present inventors' knowledge, if the nickel is introduced by a plasma treatment, the resistivity of the crystallized silicon against a hydrofluoric acid is poor. When it is necessary to pattern a silicon oxide film which is formed over the crystalline silicon film for forming a contact hole therethrough, a hydrofluoric acid is usually used as an etchant. If the crystalline silicon film has a sufficiently high resistance against the hydrofluoric acid, a large selection ratio (the difference in the etching rate of the silicon oxide film and the crystalline silicon film) can be objected so as to remove the silicon oxide film alone. Accordingly, a crystalline silicon film having high resistance against attack of hydrofluoric acid is of great advantage in the fabrication process of a semiconductor device.
  • Example 3
  • The present example relates to a process for fabricating TFTs which are provided to each of the pixels of an active matrix liquid crystal display device, using a crystalline silicon film fabricated by the process according to the present invention. The TFTs thus obtained can be applied not only to liquid crystal display devices, but also to a wide field generally denoted as thin film integrated circuits (ICs).
  • Referring to FIGS. 6A to 6E, the process for fabricating a TFT according to the present example is described below. A silicon oxide film (not shown in the figure) is deposited to a thickness of 2,000 A as a base coating on a glass substrate. This silicon oxide film is provided to prevent the diffusion of impurities into the device structure from the glass substrate.
  • An amorphous silicon film is deposited thereafter to a thickness of 1,000 A in a manner similar to that used in Example 1. After removing the natural oxide film by a treatment using hydrofluoric acid, a thin film of an oxide film is formed to a thickness of about 20 A by means of UV irradiation under a gaseous oxygen atmosphere.
  • The resulting amorphous silicon film having the oxide film thereon is coated with an aqueous acetate solution containing nickel at a concentration of 10 ppm. The resulting structure is retained for a duration of 5 minutes, and is subjected thereafter to spin drying using a spinner. The silicon oxide film is removed thereafter using a buferred hydrofluoric acid, and a silicon film is crystallized by heating the resulting structure at 550° C. for a duration of 4 hours. The process up to this step is the same as that described in Example 1.
  • The silicon film thus crystallized is patterned to form an island-like region 104 as shown in FIG. 6A. The island-like region 104 provides the active layer for the TFT. A silicon oxide film 105 is formed thereafter for a thickness of from 200 to 1,500 A at a thickness of 1,000 Å. The silicon oxide film functions as a gate insulating film (FIG. 6A).
  • The silicon oxide film 105 is deposited by means of RF plasma CVD process using TEOS (tetraethoxysilane). That is, TEOS is decomposed and then deposited together with oxygen at a substrate temperature of 150 to 600° C., preferably in the range of 300 to 450° C. TEOS and oxygen are introduced at a pressure ratio of 1:1 to 1:3 under a total pressure of 0.05 to 0.5 Torr, while applying an RF power of 100 to 250 W. Otherwise, the silicon oxide film can be fabricated by reduced pressure CVD or normal pressure CVD using TEOS as the starting gas together with gaseous ozone, while maintaining the substrate temperature in the range of from 350 to 600° C., preferably, in the range of from 400 to 550° C. The film thus deposited is annealed in oxygen or under ozone in the temperature range from 400 to 600° C. for a duration of from 30 to 60 minutes.
  • The crystallization of the silicon region 104 can be accelerated by irradiating a laser beam using a KrF excimer laser (operating at a wavelength of 248 nm at a pulse width of 20 nsec) or an intense light equivalent thereto. The application of RTA (rapid thermal annealing) using infrared radiation is particularly effective because the silicon film can be heated selectively without heating the glass substrate. Moreover, RTA is especially useful in the fabrication of insulated gate field effect semiconductor devices because it decreases the interface level between the silicon layer and the silicon oxide film.
  • Subsequently, an aluminum film is deposited to a thickness of from 2,000 A to 1 μm by electron beam vapor deposition, and is patterned to form a gate electrode 106. The aluminum film may contain from 0.15 to 0.2% by weight of scandium as a dopant. The substrate is then immersed into an ethylene glycol solution controlled to a pH of about 7 and containing 1 to 3% tartaric acid to effect anodic oxidation using platinum as the cathode and the aluminum gate electrode as the anode. The anodic oxidation is effected by first increasing the voltage to 220 V at a constant rate, and then holding the voltage at 220 V for 1 hour to complete the oxidation. In case a constant current is applied as in the present case, the voltage is preferably increased at a rate of from 2 to 5 V/minute. An anodic oxide 109 is formed at a thickness of from 1,500 to 3,500 A, more specifically, at a thickness of, for example, 2,000 A in this manner (FIG. 6B).
  • Impurities (specifically in this case, phosphorus) are implanted into the island-like silicon film of the TFT in a self-aligned manner by ion doping (plasma doping) using the gate electrode portion as a mask. Phosphine (PH3) is used as a doping gas to implant phosphorus at a dose of from 1×1015 to 4×1015 cm−2.
  • The crystallinity of the portion whose crystallinity is impaired by the introduction of impurities is cured by irradiating a laser beam using a KrF excimer laser operating at a wavelength of 248 nm and a pulse width of 20 asec. The laser is operated at an energy density of from 150 to 400 mJ/cm2, preferably, in a range from 200 to 250 mJ/cm2. Thus are formed N-type impurity regions (regions doped with phosphorus) 108. The sheet resistance of the regions is found to be in the range of 200 to 800 Ω/square.
  • This step of laser annealing can be replaced by an RTA process, i.e., a rapid thermal annealing process using a flash lamp, which comprises elevating the temperature of the silicon film rapidly to a range of from 1,000 to 1,200° C. (as measured on the silicon monitor). This method of annealing is also called as RTP (rapid thermal process).
  • A silicon oxide film is deposited thereafter to a thickness of 3,000 A as an interlayer dielectric 110 by means of plasma CVD using TEOS together with oxygen, or by means of reduced pressure CVD or normal pressure CVD using TEOS together with ozone. The substrate temperature is maintained in the range of 250 to 450° C., for instance, at 350° C. A smooth surface is obtained thereafter by mechanically polishing the resulting silicon oxide film. An ITO coating is deposited thereon by sputtering, and is patterned to provide a pixel electrode 111 (FIG. 6D).
  • The interlayer dielectric 110 is etched to form contact holes in the source/drain as shown in FIG. 6E, and interconnections 112 and 113 are formed using chromium or titanium nitride to connect the interconnection 113 to the pixel electrode 111.
  • In the process according to the present invention, nickel is incorporated into the silicon film by using an aqueous solution containing nickel at such a low concentration of 10 ppm. Accordingly, a silicon film having a high resistance against hydrofluoric acid can be realized and contact holes can be formed stably and with high reproducibility.
  • A complete TFT can be formed by finally annealing the silicon film in hydrogen in a temperature range of 300 to 400° C. for a duration of from 0.1 to 2 hours to accomplish the hydrogenation of the silicon film. A plurality of TFTs similar to the one described hereinbefore are fabricated simultaneously, and are arranged in a matrix to form an active matrix liquid crystal display device.
  • In accordance with the present example, the concentration of the nickel contained in the active layer is in the range of 5×1016 to 3×1018 atoms/cm3.
  • As described above, the process according to the present example comprises crystallizing the portion into which nickel is introduced. However, the process can be modified as in Example 2. That is, nickel can be incorporated to selected portions through a mask, and crystals may be allowed to grow from the portions in a lateral direction. This region of crystal growth is used for the device. A device far more preferred from the viewpoint of electric stability and reliability can be realized by further lowering the nickel concentration of the active layer region of the device.
  • Example 4
  • This example is directed to a manufacture of a TFT used to control a pixel of an active matrix. FIGS. 10A-10F are cross sectional views for explaining the manufacture of the TFT in accordance with this example.
  • Referring to FIG. 10A, a substrate 201, for example glass substrate, is washed and provided with a silicon oxide film 202 on its surface. The silicon oxide film 202 is formed through a plasma CVD with oxygen and tetraethoxysilane used as starting gases. The thickness of the film is 2000 A, for example. Then, an amorphous silicon film 203 of an intrinsic type having a thickness of 500-1500 A, for example, 1000 A is formed on the silicon oxide film 202, following which a silicon oxide film 205 of 500-2000 A, for example 1000 A is formed on the amorphous silicon film successively. Further, the silicon oxide film 205 is selectively etched in order to form an opening 206 at which the amorphous silicon film is exposed.
  • Then, a nickel containing solution (an acetic acid salt solution here) is coated on the entire surface in the same manner as set forth in Example 2. The concentration of nickel in the acetic acid salt solution is 100 ppm. The other conditions are the same as in Example 2. Thus, a nickel containing film 207 is formed.
  • The amorphous silicon film 203 provided with the nickel containing film in contact therewith is crystallized through a heat annealing at 500-620° C. for 4 hours in a nitrogen atmosphere. The crystallization starts from the region under the opening 206 where the silicon film directly contacts the nickel containing film and further proceeds in a direction parallel with the substrate. In the figure, a reference numeral 204 indicates a portion of the silicon film where the silicon film is directly added with nickel and crystallized while a reference numeral 203 indicates a portion where the crystal grows in a lateral direction. The crystals grown in the lateral direction are about 25 μm. Also, the direction of the crystal growth is approximately along an axes of [111].
  • After the crystallization, the silicon oxide film 205 is removed. At this time, an oxide film formed on the silicon film in the opening 206 is simultaneously removed. Further, the silicon film 204 is patterned by dry etching to form an active layer 208 in the form of an island as shown in FIG. 10B. It should be noted that the nickel is contained in the silicon film at a higher concentration not only under the opening 206 where the nickel is directly added but also at a portion where top ends of the crystals exist. The patterning of the silicon film should be done in such a manner that the patterned silicon film 208 should not include such portions at which nickel is contained at a higher concentration.
  • The patterned active layer 208 is then exposed to an atmosphere containing 100% aqueous vapor of 10 atm at 500-600° C., typically, 550° C. for one hour in order to oxidize the surface thereof and thus to form a silicon oxide film 209 of 1000 A. After the oxidation, the substrate is maintained in an ammonium atmosphere (1 atm, 100%) at 400° C. At this condition, the silicon oxide film 209 is irradiated with an infrared light having an intensity peak at a wavelength in the range of 0.6-4 μm, for example, 0.8-1.4 μm for 30-180 seconds in order to nitride the silicon oxide film 209. HCI may be added to the atmosphere at 0.1 to 10%. A halogen lamp is used as a light source of the infrared light. The intensity of the IR light is controlled so that a temperature on the surface of a monitoring single crystalline silicon wafer is set between 900-1200° C. More specifically, the temperature is monitored by means of a thermocouple embedded in a single crystal silicon wafer and is transferred back to the IR light source (feed back). In the present example, the temperature rising rate is kept constant in the range of 50-200° C./sec. and also the substrate is cooled naturally at 20-100° C./sec. Since the IR light can heat the silicon film selectively, it is possible to minimize the heating of the glass substrate.
  • Referring to FIG. 10C, an aluminum film is formed by sputtering method to a thickness of 3000-8000 A, for example, 6000 A and then patterned into a gate electrode 210. The aluminum film may preferably contain scandium at 0.01-0.2%.
  • Referring to FIG. 10D, the surface of the aluminum electrode 210 is anodic oxidized to form an anodic oxide film 211 in an ethylene glycol solution containing a tartaric acid at 1-5%. The thickness of the oxide film 211 is 2000 A, which will determine the size of an offset gate area which is to be formed in a later step as discussed below.
  • Referring then to FIG. 10E, using the gate electrode and the surrounding anodic oxide film as a mask, an N-type conductivity impurity (phosphorous, here) is introduced into the active layer in a self-aligning manner by ion doping method (also called as plasma doping method) in order to form impurity regions 212 and 213. Phosphine (PH3) is used as a dopant gas. The acceleration voltage is 60-90 kV, for example, 80 kV. The dose amount is 1×1015-8×1015 cm−2, for example, 4×1015 cm−2. As can be seen in the drawing, the impurity regions 212 and 213 are offset from the gate electrode by a distance “x”. This configuration is advantageous for reducing a leak current (off current) which occurs when applying a reverse bias voltage (i.e. a negative voltage in the case of an MITT) to the gate electrode. In particular, since it is desired that electric charges stored in a pixel electrode be maintained without leaking in order to obtain an excellent display, the offset configuration is particularly advantageous when the TFT is used for controlling a pixel of an active matrix as is the case in the present example.
  • Thereafter, an annealing is performed with a laser irradiation. As a laser, a KrF excimer laser (wavelength: 248 nm, pulse width: 20 nsec.) or other lasers may be used. The conditions of the laser irradiation in the case of KrF excimer laser are: energy density is 200-400 mJ/cm2, for example, 250 mJ/cm2, a number of shots is 2-10 shots per one site, for example, 2 shots. Preferably, the substrate is heated to 200-450° C. to enhance the effect of the irradiation.
  • Referring to FIG. 10F, an interlayer insulating film 214 of silicon oxide is formed through a plasma CVD to a thickness of 6000 A. Further, a transparent polyimide film 215 is formed by spin coating to obtain a leveled surface. Then, a transparent conductive film made of indium tin oxide for example is formed on the leveled surface by sputtering to a thickness of 800 A and patterned into a pixel electrode 216.
  • The interlayer insulating films 214 and 215 are provided with contact holes therethrough, through which electrode/ wirings 217 and 218 can reach the impurity regions of the TFT. The electrode/ wirings 217 and 218 are formed of a metallic material, for example, a multi-layer of titanium nitride and aluminum. Finally, an annealing in a hydrogen atmosphere of 1 atm is carried out at 350° C. for 30 minutes in order to complete a pixel circuit of an active matrix circuit having TFTs.
  • Example 5
  • This example is directed to a manufacture of a TFT and will be described with reference to FIGS. 11A-11D. The same reference numerals will be referred to for describing the same or similar elements as those of the previous example.
  • Referring to FIG. 11A, a base film 202 of silicon oxide is initially formed on a Corning 7059) substrate 201 by sputtering to 2000 A thick. The substrate is annealed at a temperature higher than a distortion point of the substrate following which the glass is cooled to a temperature less than the distortion point at a rate of 0.1-1.0° C./minute. Thereby, it is possible to reduce a contraction of the substrate due to a substrate heating which occurs later (for example, thermal oxidation, thermal annealing), as a result, a mask alignment process will be facilitated. This step may be performed either before or after the formation of the base film 201 or it may be done both before and after the formation of the base film 201. In the case of using the Corning 7059 substrate, the substrate may be heated at 620-660° C. for 1-4 hours, following which it is cooled at 0.1-0.3° C. and taken out from a furnace when the temperature decreases to 400-500° C.
  • Then, an intrinsic (I-type) amorphous silicon film is formed to 500-1500 Å thick, for example, 1000 A through plasma CVD. The amorphous silicon film is crystallized in the same manner as in Example 1. Therefore, the redundant explanation will be omitted. After the crystallization, the silicon film is patterned into an island form having a dimension of 10-1000 microns square. Accordingly, a crystalline silicon film 208 in the form of an island is formed as an active layer of a TFT as shown in FIG. 11A.
  • Referring to FIG. 11B, the surface of the silicon film is oxidized by exposing the surface to an oxidizing atmosphere to form an oxide film 209. The oxidizing atmosphere contains an aqueous vapor at 70-90%. The pressure and the temperature of the atmosphere is 1 atm and 500-750° C., typically 600° C. The atmosphere is produced by a pyrogenic reaction from oxygen and hydrogen gases with a hydrogen/oxygen ratio being 1.5-1.9. The silicon film is exposed to the thus formed atmosphere for 3-5 hours. As a result, the oxide film 209 having a thickness of 500-1500 A, for example, 1000 A is formed. Since the surface of the silicon film is reduced (eaten) by 50 A or more due to the oxidation, an effect of a contamination of the upper most surface of the silicon film does not extend to the silicon-silicon oxide interface. In other words, by the oxidation, it is possible to obtain a clean silicon-silicon oxide interface. Also, since the thickness of the silicon oxide film is two times as the thickness of the portion of the silicon film to be oxidized, when the silicon film is originally 1000 A thick and the silicon oxide film obtained is 1000 A, the thickness of the silicon film remaining after the oxidation is 500 A.
  • Generally, the thinner a silicon oxide film (gate insulating film) and an active layer are, the higher a mobility is and the smaller an off current is. On the other hand, a preliminary crystallization of an amorphous silicon film is easier when its thickness is thicker. Accordingly, there was a contradiction in the crystallization process and electrical characteristics with respect to the thickness of the active layer. The present example advantageously solves this problem. That is, the amorphous silicon film having a larger thickness is initially formed so that a better crystalline silicon film can be obtained, following which the thickness of the silicon film is reduced by the oxidation, resulting in an improvement of characteristics of the active layer of a TFT. Moreover, an amorphous component or grain boundaries contained in the crystalline silicon film tend to be oxidized during the thermal oxidation, resulting in a decrease in recombination centers contained the active layer.
  • After the formation of the silicon oxide film 209 through thermal oxidation, the substrate is annealed in a 100% monoxide dinitrogen atmosphere at 1 atm and 600° C. for 2 hours.
  • Referring to FIG. 11C, a silicon containing 0.01 to 0.2% phosphorous is deposited through low pressure CVD to 3000-8000 A thick, for example, 6000 A, and then patterned into a gate electrode 210. Further, using the gate electrode 210 as a mask, an N-type conductivity impurity is added into a portion of the active layer in a self-aligning manner by ion doping. Phosphine is used as a dopant gas. The doping condition is substantially the same as in the Example 4. The dose amount is, for example, 5×1015 cm−2. Thus, N- type impurity regions 212 and 213 are formed.
  • Thereafter, an annealing is performed with a KrF excimer laser in the same manner as set forth in Example 4. The laser annealing may be replaced by a lamp annealing with a near infrared ray. The near infrared ray is absorbed by crystalline silicon more effectively than by amorphous silicon. Accordingly, the annealing with the near infrared ray is comparable with a thermal annealing at 1000° C. or more. On the other hand, it is possible to prevent the glass substrate from being detrimentally heated inasmuch as the near infrared ray is not so absorbed by the glass substrate. That is, although a far infrared ray can be absorbed by a glass substrate, visible or near infrared ray of which wavelength ranges from 0.5-4 μm are not so absorbed.
  • Referring to FIG. 11D, an interlayer insulating film 214 of silicon oxide is formed to 6000 Å thick by a plasma CVD. A polyimide may be used instead of silicon oxide. Further, contact holes are formed through the insulating film. Electrode/ wirings 217 and 218 are formed through the contact holes by using a multilayer of titanium nitride and aluminum films. Finally, an annealing in a hydrogen atmosphere is conducted at 350° C. and 1 atm for 30 minutes. Thus, a TFT is completed.
  • The mobility of the thus formed TFT is 110-150 cm2/Vs. The S value is 0.2-0.5 V/digit. Also, in the case of forming a P-channel type TFT by doping boron into source and drain regions, the mobility is 90-120 cm2/V s and the S value is 0.4-0.6 V/digit. The mobility in accordance with the present example can be increased by 20% or more and the S value can be reduced by 20% or more as compared with a case where a gate insulating film is formed by a known PVD or CVD.
  • Also, the reliability of the TFT in accordance with the present example is comparable to that of a TFT which is produced through a thermal oxidation at a temperature as high as 1000° C.
  • Example 6
  • FIG. 12 shows an example of an active matrix type liquid crystal device in accordance with the present example.
  • In the figure, reference numeral 61 shows a glass substrate, and 63 shows a pixel area having a plurality of pixels in the form of a matrix each of which is provided with a TFT as a switching element. Reference numeral 62 shows peripheral driver region(s) in which driver TFTs are provided in order to drive the TFTs of the pixel area. The pixel area 63 and the driver region 62 are united on the same substrate 61.
  • The TFTs provided in the driver region 62 need to have a high mobility in order to allow a large amount of electric currents to pass therethrough. Also the TFTs Provided in the pixel area 63 need to have a lower leak current property in order to increase a charge retention ability of pixel electrodes. For example, the TFTs manufactured in accordance with Example 3 are suitable as the TFTs of the pixel area 63.
  • Example 7
  • The present example is a modification of Example 1. That is, before forming a nickel acetate aqueous solution, a rubbing treatment is performed on a silicon oxide surface in order to form number of minute scratches there.
  • Referring to FIG. 13A, a Corning 7059 substrate 11 having a silicon oxide film as a base film 18 is provided. The silicon oxide film is formed by sputtering to a thickness of 2000 A for example. On the silicon oxide film, an amorphous silicon film 12 is formed by plasma CVD to a thickness of 300-800 A, for example, 500 A. Subsequently, the surface of the amorphous silicon film is treated with a hydrofluoric acid in order to remove a contamination or a natural oxide formed thereon. After that, a silicon oxide film of 10-100 A thick is formed by exposing the substrate in an oxygen atmosphere with the surface being irradiated with a UV light (not shown). The oxidation may be carried out with a hydrogen peroxide treatment or thermal oxidation.
  • Then, fine scratches (unevenness or irregularity) are formed on the silicon oxide film by a rubbing treatment as shown by reference numeral 17. The rubbing treatment is carried out with a diamond paste. However, a cotton cloth or a rubber may be used instead of diamond paste. It is desirable that scratches have a uniform direction, width and gap.
  • After the rubbing treatment, a film of nickel acetate is formed by spin coating in the same manner as in Example 1. The nickel acetate solution is absorbed by the scratches uniformly.
  • Referring to FIG. 13B, the amorphous silicon film is then furnace annealed at 550° C. for 4 hours in a nitrogen atmosphere like in Example 1. Thus, a crystalline silicon film is obtained. The grain sizes and orientation directions of the grains 19 in the thus obtained film are more uniform than that obtained in Example 1. The grains 19 are extended in one direction and have an approximately rectangular or ellipse shape or the like.
  • The dimension or number of scratches can be controlled by changing a density of the diamond paste. Since it is difficult to observe the scratches with a microscope, the rubbing condition is determined in such a manner that the size of grains or density of remaining amorphous silicon in the obtained crystalline silicon film can be maximized. In this example, the condition of the treatment is selected so that lengths of amorphous regions which remain after the crystallization be 1 μm or less, preferably, 0.3 μm or less.
  • In the case of Example 1 in which a rubbing treatment is not performed, there is a tendency that the nickel is not uniformly diffused and non-crystallized regions in the form of 1-10 μm circles are observed. Accordingly, the rubbing treatment improves the uniformity of the obtained crystals.
  • Example 8
  • The present example is directed to a manufacturing process of TFTs for switching pixels of an active matrix in accordance with Example 7. FIGS. 14A-14E are cross sectional views showing the manufacturing process.
  • Referring to FIG. 14A, a silicon oxide film 202 is formed by a plasma CVD to a thickness of 3000 A on a substrate 201 made of Corning 7059 glass (10 cm square). Then, an amorphous silicon film 203 is formed by plasma CVD to a thickness of 300-1000 A, for example, 500 A on the silicon oxide film 202.
  • The thus formed amorphous silicon film is crystallized by the process as set forth in Example 7. After the thermal crystallization, a laser annealing is performed in order to improve the crystallinity with a Kr excimer laser (248 nm wavelength) having a power density 200-350 mJ/cm2. As a result, amorphous components which remain in the crystalline silicon film are completely crystallized.
  • After the crystallization, the silicon film 203 is patterned into an island form silicon film 208 as shown in FIG. 14B. At this time, the location and the direction of the silicon island with respect to grain boundaries can be selected in such a manner as shown in FIGS. 15A and 15B.
  • When an electric current of a TFT crosses grain boundaries, the grain boundaries function as a resistance. On the other hand, the electric current is easy to flow along grain boundaries. Accordingly, the electrical characteristics of a TFT is greatly influenced by the number and direction of the grains (grain boundaries) included in the channel region. For example, when there are a number of TFTs, a leak current property of each TFT varies depending upon the number and direction of the grains contained in the channel region thereof.
  • The above problem becomes serious when the size of the grains is approximately the same as the size of the channel or is smaller than that. When the channel is sufficiently larger than grains, this dispersion is averaged and is not observed significantly.
  • For example, if there is no grain boundary in the channel, it can be expected that the TFT has an electrical property which is the same as that of a single crystalline TFT. On the other hand, when grain boundaries extend through the island along a direction of a drain current, the leak current becomes larger. In contrast, when grain boundaries extend in a direction perpendicular to a direction of a drain current, the leak current becomes smaller.
  • When TFTs are arranged in such a manner that its drain current flows in a direction along the rubbing direction, since crystals lengthen along the rubbing direction, the number of grain boundaries included in a channel tends to be nonuniform and therefore the leak current is likely to disperse. Moreover, the intensity of the leak current becomes larger because the grain boundaries are aligned with the direction of the drain current as shown in FIG. 15A. On the other hand, as shown in FIG. 15B, if a drain current flows in a direction perpendicular to the rubbing direction, the off current property can be stabilized. This is because the width of the grains 19 are approximately constant and the number of grains existing in the channel region 26 can be made constant. In conclusion, it is desirable to arrange the active region 208 in such a way that a drain current of a TFT flows in a direction perpendicular to the direction of grain boundaries, i.e. the rubbing directions. Moreover, the rubbing treatment makes the size of crystal grains uniform, which results in that non-crystallized region can be epitaxially crystallized by a subsequent laser irradiation.
  • As shown in FIG. 14B, a silicon oxide film of 200-1500 A thick, for example, 1000 A thick is formed as a gate insulating film 209 through plasma CVD.
  • Then, an aluminum containing Si at 1 weight % or Sc at 0.1 to 0.3 weight % is sputter formed to 1000 A to 3 μm, for example 5000 A, following which it is patterned into a gate electrode 210. The aluminum electrode is then subjected to an anodic oxidation process using an ethylene glycol solution containing a tartaric acid at 1-3%. The pH of the electrolyte is about 7. A platinum electrode is used as a cathode while the aluminum electrode is used as an anode. The voltage is increased with an electric current maintained constant until it reaches 220 V and then this condition is maintained for one hour. As a result, an anodic oxide film 211 is formed to a thickness of 1500-3500 A, for example 2000 A.
  • Referring to FIG. 14C, an impurity having one conductivity type (boron) is introduced into the silicon island through an ion doping method with the gate electrode 210 used as a mask in a self-aligning manner. Diborane (B2H6) is used as a dopant gas. The dose amount is 4-10×1015 cm−2. The acceleration voltage is 65 kV. Thus, a pair of impurity regions (p-type) 212 and 213 are obtained.
  • Thereafter, the impurity regions 212 and 213 are activated by irradiating KrF excimer laser (248 nm wavelength, 20 nsec. pulse width). The energy density of the laser beam is 200-400 mJ/cm2, preferably, 250-300 mJ/cm2.
  • Referring to FIG. 14D, an interlayer insulating film 214 made of silicon oxide is formed through plasma CVD to a thickness of 3000 A. Then, a contact hole is formed on the impurity region 212 (source) through the interlayer insulating film 214 and the gate insulating film 209 by etching. An aluminum film is then formed by sputtering and patterned to form a source electrode 217.
  • Referring to FIG. 14E, silicon nitride is deposited through plasma CVD to 2000-6000 Å as a passivation film 215. A contact hole is formed on the impurity region (drain) 213 through the passivation film 215, interlayer insulating film 214 and the gate insulating film 209 by etching. Finally, an indium tin oxide film (ITO) is formed into a pixel electrode 216. Thus, a pixel TFT is obtained.
  • While the present invention has been disclosed in preferred embodiments, it is to be understood that the scope of the present invention should not be limited to the specific examples of the embodiments. Various modifications may be made.
  • For example, the nickel containing film may be formed by using a non-aqueous solution such as alcohol. When using an alcohol, the solution may be directly formed on the amorphous silicon film without using an oxide film. Specifically, a nickel containing compound such as nickel acetyl acetonate may be dissolved by ethanol. This material can be decomposed during the heating for the crystallization because the decomposition temperature thereof is relatively low. The amount of the nickel acetyl acetonate is selected so that the concentration of the nickel in the solution is controlled to be 100 ppm. The nickel containing film can be obtained by coating the solution and then dried by a spin dry method at 1500 rpm for 1 minute. Also, since the contact angle of the alcohol is smaller than that of water, the amount of the solution used for forming the film may be smaller than in the case when a water solution is used. In this case, a drop of 2 ml with respect to 100 mm square is appropriate. The subsequent steps for forming the crystalline silicon may be entirely the same as those explained in the preferred embodiments.
  • For another example, an elemental nickel may be dissolved by an acid. That is, a nitric acid of 0.1 mol/l is used as an acid. Nickel powder is dissolved in this acid at 50 ppm.

Claims (20)

1. A method for manufacturing a semiconductor device comprising the steps of:
forming a semiconductor film comprising amorphous silicon over a substrate;
forming an oxide film on the semiconductor film;
disposing a material which contains a metal on the oxide film, the metal being capable of promoting crystallization of silicon;
heating the semiconductor film so that the metal diffuses through the oxide film so as to be introduced into the semiconductor film whereby the semiconductor film is crystallized; and
patterning the crystallized semiconductor film to form a patterned semiconductor film including a channel region.
2. The method according to claim 1 wherein the metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, As and Sb.
3. The method according to claim 1 wherein the material which contains a metal is a liquid.
4. The method according to claim 1 wherein a thickness of the oxide film is 100 Å or less.
5. The method according to claim 1 wherein the oxide film is formed by oxidizing a surface of the semiconductor film.
6. A method for manufacturing a semiconductor device comprising the steps of:
forming a semiconductor film comprising amorphous silicon over a substrate;
forming an oxide film on a selected region of the semiconductor film;
disposing a material which contains a metal on the oxide film, the metal being capable of promoting crystallization of silicon;
heating the semiconductor film so that the metal diffuses through the oxide film so as to be introduced into the semiconductor film whereby the semiconductor film is crystallized in such a manner that crystallization proceeds laterally from the selected region of the semiconductor film to a region adjacent to the selected region; and
patterning the crystallized semiconductor film to form a patterned semiconductor film including a channel region,
wherein the channel region is located distant from the selected region.
7. The method according to claim 6 wherein the metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, As and Sb.
8. The method according to claim 6 wherein the material which contains a metal is a liquid.
9. The method according to claim 6 wherein a thickness of the oxide film is 100 Å or less.
10. The method according to claim 6 wherein the oxide film is formed by oxidizing a surface of the semiconductor film.
11. A method for manufacturing a semiconductor device comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
forming a silicon containing film on the semiconductor film;
disposing a material which contains a metal on the silicon containing film, the metal being capable of promoting crystallization of silicon;
heating the semiconductor film so that the metal diffuses through the silicon containing film so as to be introduced into the semiconductor film whereby the semiconductor film is crystallized; and
patterning the crystallized semiconductor film to form a patterned semiconductor film including a channel region.
12. The method according to claim 11 wherein the metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, As and Sb.
13. The method according to claim 11 wherein the material which contains a metal is a liquid.
14. The method according to claim 11 wherein a thickness of the silicon containing film is 100 Å or less.
15. The method according to claim 11 wherein the silicon containing film comprises silicon oxide.
16. A method for manufacturing a semiconductor device comprising the steps of:
forming a semiconductor film comprising amorphous silicon on an insulating surface;
forming a silicon containing film on a selected region of the semiconductor film;
disposing a material which contains a metal on the silicon containing film, the metal being capable of promoting crystallization of silicon;
heating the semiconductor film so that the metal diffuses through the silicon containing film so as to be introduced into the semiconductor film whereby the semiconductor film is crystallized in such a manner that crystallization proceeds laterally from the selected region of the semiconductor film to a region adjacent to the selected region; and
patterning the crystallized semiconductor film to form a patterned semiconductor film including a channel region,
wherein the channel region is located distant from the selected region.
17. The method according to claim 16 wherein the metal is selected from the group consisting of Ni, Pd, Pt, Cu, Ag, Au, In, Sn, As and Sb.
18. The method according to claim 16 wherein the material which contains a metal is a liquid.
19. The method according to claim 16 wherein a thickness of the silicon containing film is 100 Å or less.
20. The method according to claim 16 wherein the silicon containing film comprises silicon oxide.
US13/209,861 1993-10-29 2011-08-15 Method for manufacturing a semiconductor device Abandoned US20120034766A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/209,861 US20120034766A1 (en) 1993-10-29 2011-08-15 Method for manufacturing a semiconductor device

Applications Claiming Priority (14)

Application Number Priority Date Filing Date Title
JP29463393A JP3431033B2 (en) 1993-10-29 1993-10-29 Semiconductor fabrication method
JP5-294633 1993-10-29
JP30343693A JP3431034B2 (en) 1993-11-09 1993-11-09 Method for manufacturing semiconductor device
JP5-303436 1993-11-09
JP5-307206 1993-11-12
JP30720693 1993-11-12
JP6-162705 1994-06-20
JP16270594A JP3431041B2 (en) 1993-11-12 1994-06-20 Method for manufacturing semiconductor device
US08/329,644 US5643826A (en) 1993-10-29 1994-10-25 Method for manufacturing a semiconductor device
US08/633,307 US6335541B1 (en) 1993-10-29 1996-04-15 Semiconductor thin film transistor with crystal orientation
US10/026,802 US6998639B2 (en) 1993-10-29 2001-12-27 Method for manufacturing a semiconductor device
US11/322,660 US20060131583A1 (en) 1993-10-29 2006-01-03 Method for manufacturing a semiconductor device
US12/219,026 US7998844B2 (en) 1993-10-29 2008-07-15 Method for manufacturing a semiconductor device
US13/209,861 US20120034766A1 (en) 1993-10-29 2011-08-15 Method for manufacturing a semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/219,026 Continuation US7998844B2 (en) 1993-10-29 2008-07-15 Method for manufacturing a semiconductor device

Publications (1)

Publication Number Publication Date
US20120034766A1 true US20120034766A1 (en) 2012-02-09

Family

ID=27473824

Family Applications (7)

Application Number Title Priority Date Filing Date
US08/329,644 Expired - Lifetime US5643826A (en) 1993-10-29 1994-10-25 Method for manufacturing a semiconductor device
US08/633,307 Expired - Lifetime US6335541B1 (en) 1993-10-29 1996-04-15 Semiconductor thin film transistor with crystal orientation
US08/928,514 Expired - Lifetime US6285042B1 (en) 1993-10-29 1997-09-12 Active Matry Display
US10/026,802 Expired - Fee Related US6998639B2 (en) 1993-10-29 2001-12-27 Method for manufacturing a semiconductor device
US11/322,660 Abandoned US20060131583A1 (en) 1993-10-29 2006-01-03 Method for manufacturing a semiconductor device
US12/219,026 Expired - Fee Related US7998844B2 (en) 1993-10-29 2008-07-15 Method for manufacturing a semiconductor device
US13/209,861 Abandoned US20120034766A1 (en) 1993-10-29 2011-08-15 Method for manufacturing a semiconductor device

Family Applications Before (6)

Application Number Title Priority Date Filing Date
US08/329,644 Expired - Lifetime US5643826A (en) 1993-10-29 1994-10-25 Method for manufacturing a semiconductor device
US08/633,307 Expired - Lifetime US6335541B1 (en) 1993-10-29 1996-04-15 Semiconductor thin film transistor with crystal orientation
US08/928,514 Expired - Lifetime US6285042B1 (en) 1993-10-29 1997-09-12 Active Matry Display
US10/026,802 Expired - Fee Related US6998639B2 (en) 1993-10-29 2001-12-27 Method for manufacturing a semiconductor device
US11/322,660 Abandoned US20060131583A1 (en) 1993-10-29 2006-01-03 Method for manufacturing a semiconductor device
US12/219,026 Expired - Fee Related US7998844B2 (en) 1993-10-29 2008-07-15 Method for manufacturing a semiconductor device

Country Status (6)

Country Link
US (7) US5643826A (en)
EP (2) EP1158580A3 (en)
KR (3) KR100273827B1 (en)
CN (3) CN1143362C (en)
DE (1) DE69430097T2 (en)
TW (1) TW264575B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100065851A1 (en) * 2007-04-25 2010-03-18 Naoki Makita Semiconductor device, and its manufacturing method
US10373843B2 (en) 2009-08-27 2019-08-06 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same

Families Citing this family (549)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5753542A (en) * 1985-08-02 1998-05-19 Semiconductor Energy Laboratory Co., Ltd. Method for crystallizing semiconductor material without exposing it to air
US5963288A (en) * 1987-08-20 1999-10-05 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal device having sealant and spacers made from the same material
CN100483651C (en) * 1992-08-27 2009-04-29 株式会社半导体能源研究所 Process for fabricating semiconductor device
US5403762A (en) * 1993-06-30 1995-04-04 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a TFT
US6323071B1 (en) 1992-12-04 2001-11-27 Semiconductor Energy Laboratory Co., Ltd. Method for forming a semiconductor device
TW226478B (en) * 1992-12-04 1994-07-11 Semiconductor Energy Res Co Ltd Semiconductor device and method for manufacturing the same
US6997985B1 (en) 1993-02-15 2006-02-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor, semiconductor device, and method for fabricating the same
JP3562588B2 (en) * 1993-02-15 2004-09-08 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
KR0171923B1 (en) * 1993-02-15 1999-02-01 순페이 야마자끼 Semiconductor device and method for fabricating the same
TW241377B (en) 1993-03-12 1995-02-21 Semiconductor Energy Res Co Ltd
US6413805B1 (en) 1993-03-12 2002-07-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device forming method
US6090646A (en) 1993-05-26 2000-07-18 Semiconductor Energy Laboratory Co., Ltd. Method for producing semiconductor device
US5818076A (en) * 1993-05-26 1998-10-06 Semiconductor Energy Laboratory Co., Ltd. Transistor and semiconductor device
KR100186886B1 (en) * 1993-05-26 1999-04-15 야마자끼 승페이 Semiconductor device manufacturing method
KR100355938B1 (en) * 1993-05-26 2002-12-16 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device manufacturing method
US5663077A (en) 1993-07-27 1997-09-02 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a thin film transistor in which the gate insulator comprises two oxide films
JP2814049B2 (en) * 1993-08-27 1998-10-22 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method thereof
US5719065A (en) 1993-10-01 1998-02-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device with removable spacers
US6777763B1 (en) 1993-10-01 2004-08-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for fabricating the same
US5923962A (en) * 1993-10-29 1999-07-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
TW264575B (en) 1993-10-29 1995-12-01 Handotai Energy Kenkyusho Kk
US6798023B1 (en) * 1993-12-02 2004-09-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising first insulating film, second insulating film comprising organic resin on the first insulating film, and pixel electrode over the second insulating film
JP2860869B2 (en) * 1993-12-02 1999-02-24 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method thereof
CN1156918C (en) 1993-12-02 2004-07-07 株式会社半导体能源研究所 Semicondutor device
US5869362A (en) * 1993-12-02 1999-02-09 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
US6074901A (en) * 1993-12-03 2000-06-13 Semiconductor Energy Laboratory Co., Ltd. Process for crystallizing an amorphous silicon film and apparatus for fabricating the same
KR100319332B1 (en) * 1993-12-22 2002-04-22 야마자끼 순페이 Semiconductor device and electro-optical device
JP3221473B2 (en) 1994-02-03 2001-10-22 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6884698B1 (en) * 1994-02-23 2005-04-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device with crystallization of amorphous silicon
US6162667A (en) * 1994-03-28 2000-12-19 Sharp Kabushiki Kaisha Method for fabricating thin film transistors
TW273639B (en) * 1994-07-01 1996-04-01 Handotai Energy Kenkyusho Kk Method for producing semiconductor device
JP3897826B2 (en) * 1994-08-19 2007-03-28 株式会社半導体エネルギー研究所 Active matrix display device
JPH0869967A (en) * 1994-08-26 1996-03-12 Semiconductor Energy Lab Co Ltd Manufacturing method of semiconductor device
TW395008B (en) * 1994-08-29 2000-06-21 Semiconductor Energy Lab Semiconductor circuit for electro-optical device and method of manufacturing the same
JP3442500B2 (en) 1994-08-31 2003-09-02 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor circuit
TW374247B (en) * 1994-09-15 1999-11-11 Semiconductor Energy Lab Co Ltd Method of fabricating semiconductor device
US5915174A (en) 1994-09-30 1999-06-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for producing the same
US6300659B1 (en) 1994-09-30 2001-10-09 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor and fabrication method for same
US5942768A (en) * 1994-10-07 1999-08-24 Semionductor Energy Laboratory Co., Ltd. Semiconductor device having improved crystal orientation
TW297950B (en) 1994-12-16 1997-02-11 Handotai Energy Kenkyusho Kk
JP4130237B2 (en) * 1995-01-28 2008-08-06 株式会社半導体エネルギー研究所 Method for manufacturing crystalline silicon film and method for manufacturing semiconductor device
KR100265179B1 (en) 1995-03-27 2000-09-15 야마자끼 순페이 Semiconductor device and manufacturing method thereof
US5828084A (en) * 1995-03-27 1998-10-27 Sony Corporation High performance poly-SiGe thin film transistor
TW297138B (en) * 1995-05-31 1997-02-01 Handotai Energy Kenkyusho Kk
JP4056571B2 (en) 1995-08-02 2008-03-05 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3295679B2 (en) * 1995-08-04 2002-06-24 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3907726B2 (en) 1995-12-09 2007-04-18 株式会社半導体エネルギー研究所 Method for manufacturing microcrystalline silicon film, method for manufacturing semiconductor device, and method for manufacturing photoelectric conversion device
JP3124480B2 (en) * 1995-12-12 2001-01-15 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6204101B1 (en) 1995-12-15 2001-03-20 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
TW319912B (en) * 1995-12-15 1997-11-11 Handotai Energy Kenkyusho Kk
JP3645379B2 (en) 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6478263B1 (en) 1997-01-17 2002-11-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and its manufacturing method
JP3729955B2 (en) 1996-01-19 2005-12-21 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3645378B2 (en) * 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3645380B2 (en) 1996-01-19 2005-05-11 株式会社半導体エネルギー研究所 Manufacturing method of semiconductor device, information terminal, head mounted display, navigation system, mobile phone, video camera, projection display device
US5985740A (en) * 1996-01-19 1999-11-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device including reduction of a catalyst
US5888858A (en) 1996-01-20 1999-03-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and fabrication method thereof
US6180439B1 (en) 1996-01-26 2001-01-30 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device
US6465287B1 (en) * 1996-01-27 2002-10-15 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization
US6063654A (en) * 1996-02-20 2000-05-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a thin film transistor involving laser treatment
JP3476320B2 (en) * 1996-02-23 2003-12-10 株式会社半導体エネルギー研究所 Semiconductor thin film and method for manufacturing the same, semiconductor device and method for manufacturing the same
TW335503B (en) * 1996-02-23 1998-07-01 Semiconductor Energy Lab Kk Semiconductor thin film and manufacturing method and semiconductor device and its manufacturing method
TW317643B (en) * 1996-02-23 1997-10-11 Handotai Energy Kenkyusho Kk
TW374196B (en) 1996-02-23 1999-11-11 Semiconductor Energy Lab Co Ltd Semiconductor thin film and method for manufacturing the same and semiconductor device and method for manufacturing the same
JP3472024B2 (en) 1996-02-26 2003-12-02 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6100562A (en) * 1996-03-17 2000-08-08 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US6190949B1 (en) * 1996-05-22 2001-02-20 Sony Corporation Silicon thin film, group of silicon single crystal grains and formation process thereof, and semiconductor device, flash memory cell and fabrication process thereof
US6133119A (en) * 1996-07-08 2000-10-17 Semiconductor Energy Laboratory Co., Ltd. Photoelectric conversion device and method manufacturing same
US5773329A (en) * 1996-07-24 1998-06-30 International Business Machines Corporation Polysilicon grown by pulsed rapid thermal annealing
US6287900B1 (en) * 1996-08-13 2001-09-11 Semiconductor Energy Laboratory Co., Ltd Semiconductor device with catalyst addition and removal
US6195647B1 (en) * 1996-09-26 2001-02-27 The Nasdaq Stock Market, Inc. On-line transaction processing system for security trading
JPH10135137A (en) * 1996-10-31 1998-05-22 Semiconductor Energy Lab Co Ltd Method of forming crystalline semiconductor
JPH10228248A (en) * 1996-12-09 1998-08-25 Semiconductor Energy Lab Co Ltd Active matrix display device and its manufacture
US6140166A (en) * 1996-12-27 2000-10-31 Semicondutor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor and method for manufacturing semiconductor device
JPH10199807A (en) 1996-12-27 1998-07-31 Semiconductor Energy Lab Co Ltd Manufacture of crystalline silicon film
US6011275A (en) * 1996-12-30 2000-01-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
JPH10198292A (en) * 1996-12-30 1998-07-31 Semiconductor Energy Lab Co Ltd Semiconductor device and its manufacture
TW386238B (en) 1997-01-20 2000-04-01 Semiconductor Energy Lab Semiconductor device and method of manufacturing the same
US6355509B1 (en) * 1997-01-28 2002-03-12 Semiconductor Energy Laboratory Co., Ltd. Removing a crystallization catalyst from a semiconductor film during semiconductor device fabrication
JPH10223532A (en) * 1997-02-10 1998-08-21 Semiconductor Energy Lab Co Ltd Manufacturing method for semiconductor and semiconductor device
US6830616B1 (en) * 1997-02-10 2004-12-14 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor and manufacturing method of semiconductor device
JP3976828B2 (en) * 1997-02-17 2007-09-19 株式会社半導体エネルギー研究所 Method for producing crystalline silicon film
JP4242461B2 (en) 1997-02-24 2009-03-25 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3844552B2 (en) 1997-02-26 2006-11-15 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6423585B1 (en) 1997-03-11 2002-07-23 Semiconductor Energy Laboratory Co., Ltd. Heating treatment device, heating treatment method and fabrication method of semiconductor device
US5994164A (en) * 1997-03-18 1999-11-30 The Penn State Research Foundation Nanostructure tailoring of material properties using controlled crystallization
TW406303B (en) * 1997-03-24 2000-09-21 Shinetsu Handotai Kk Silicon semiconductor single crystal and the method of manufacturing the same
US6335445B1 (en) * 1997-03-24 2002-01-01 Societe De Conseils De Recherches Et D'applications Scientifiques (S.C.R.A.S.) Derivatives of 2-(iminomethyl)amino-phenyl, their preparation, their use as medicaments and the pharmaceutical compositions containing them
JP3544280B2 (en) 1997-03-27 2004-07-21 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JPH10282414A (en) * 1997-04-09 1998-10-23 Canon Inc Zoom lens
US6133075A (en) 1997-04-25 2000-10-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
JP3376247B2 (en) * 1997-05-30 2003-02-10 株式会社半導体エネルギー研究所 Thin film transistor and semiconductor device using thin film transistor
US6541793B2 (en) 1997-05-30 2003-04-01 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor and semiconductor device using thin-film transistors
US6307214B1 (en) 1997-06-06 2001-10-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor thin film and semiconductor device
US6452211B1 (en) 1997-06-10 2002-09-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor thin film and semiconductor device
JP3844561B2 (en) * 1997-06-10 2006-11-15 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6501094B1 (en) * 1997-06-11 2002-12-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising a bottom gate type thin film transistor
JP3717634B2 (en) * 1997-06-17 2005-11-16 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6066547A (en) * 1997-06-20 2000-05-23 Sharp Laboratories Of America, Inc. Thin-film transistor polycrystalline film formation by nickel induced, rapid thermal annealing method
JP3295346B2 (en) * 1997-07-14 2002-06-24 株式会社半導体エネルギー研究所 Method for producing crystalline silicon film and thin film transistor using the same
JP3830623B2 (en) 1997-07-14 2006-10-04 株式会社半導体エネルギー研究所 Method for manufacturing crystalline semiconductor film
US5940693A (en) 1997-07-15 1999-08-17 Sharp Laboratories Of America, Inc. Selective silicide thin-film transistor and method for same
JP4036923B2 (en) 1997-07-17 2008-01-23 株式会社半導体エネルギー研究所 Display device and drive circuit thereof
JP3939399B2 (en) 1997-07-22 2007-07-04 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JPH1140498A (en) 1997-07-22 1999-02-12 Semiconductor Energy Lab Co Ltd Manufacture of semiconductor device
JP4318768B2 (en) * 1997-07-23 2009-08-26 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4180689B2 (en) 1997-07-24 2008-11-12 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JPH1145076A (en) 1997-07-24 1999-02-16 Semiconductor Energy Lab Co Ltd Active matrix type display device
JP3844566B2 (en) 1997-07-30 2006-11-15 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6717179B1 (en) 1997-08-19 2004-04-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and semiconductor display device
US6667494B1 (en) * 1997-08-19 2003-12-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and semiconductor display device
JP4601731B2 (en) 1997-08-26 2010-12-22 株式会社半導体エネルギー研究所 Semiconductor device, electronic device having semiconductor device, and method for manufacturing semiconductor device
JP2000031488A (en) 1997-08-26 2000-01-28 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacture thereof
US6197624B1 (en) * 1997-08-29 2001-03-06 Semiconductor Energy Laboratory Co., Ltd. Method of adjusting the threshold voltage in an SOI CMOS
JP3980178B2 (en) 1997-08-29 2007-09-26 株式会社半導体エネルギー研究所 Nonvolatile memory and semiconductor device
JPH11143379A (en) 1997-09-03 1999-05-28 Semiconductor Energy Lab Co Ltd Semiconductor display device correcting system and its method
JP3943245B2 (en) 1997-09-20 2007-07-11 株式会社半導体エネルギー研究所 Semiconductor device
US6121660A (en) * 1997-09-23 2000-09-19 Semiconductor Energy Laboratory Co., Ltd. Channel etch type bottom gate semiconductor device
US6680223B1 (en) 1997-09-23 2004-01-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US6013930A (en) 1997-09-24 2000-01-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having laminated source and drain regions and method for producing the same
US6218219B1 (en) 1997-09-29 2001-04-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and fabrication method thereof
JPH11167373A (en) 1997-10-01 1999-06-22 Semiconductor Energy Lab Co Ltd Semiconductor display device and driving method thereof
TW408351B (en) * 1997-10-17 2000-10-11 Semiconductor Energy Lab Semiconductor device and method of manufacturing the same
JP4068219B2 (en) 1997-10-21 2008-03-26 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6199533B1 (en) * 1999-02-01 2001-03-13 Cummins Engine Company, Inc. Pilot valve controlled three-way fuel injection control valve assembly
US7166500B2 (en) * 1997-10-21 2007-01-23 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US6686623B2 (en) 1997-11-18 2004-02-03 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile memory and electronic apparatus
US7202497B2 (en) 1997-11-27 2007-04-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP4014710B2 (en) * 1997-11-28 2007-11-28 株式会社半導体エネルギー研究所 Liquid crystal display
JP4090569B2 (en) 1997-12-08 2008-05-28 株式会社半導体エネルギー研究所 Semiconductor device, liquid crystal display device, and EL display device
JP3779052B2 (en) * 1997-12-17 2006-05-24 株式会社半導体エネルギー研究所 LCD projector
US6678023B1 (en) 1997-12-17 2004-01-13 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal projector
JP4376979B2 (en) 1998-01-12 2009-12-02 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JPH11214700A (en) 1998-01-23 1999-08-06 Semiconductor Energy Lab Co Ltd Semiconductor display device
JP4236722B2 (en) * 1998-02-05 2009-03-11 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4073533B2 (en) 1998-02-09 2008-04-09 株式会社半導体エネルギー研究所 Information processing device
JPH11233769A (en) 1998-02-12 1999-08-27 Semiconductor Energy Lab Co Ltd Semiconductor device and its manufacturing method
US6444390B1 (en) 1998-02-18 2002-09-03 Semiconductor Energy Laboratory Co., Ltd. Process for producing semiconductor thin film devices using group 14 element and high temperature oxidizing treatment to achieve a crystalline silicon film
US6617648B1 (en) * 1998-02-25 2003-09-09 Semiconductor Energy Laboratory Co., Ltd. Projection TV
US7248232B1 (en) 1998-02-25 2007-07-24 Semiconductor Energy Laboratory Co., Ltd. Information processing device
JP3980159B2 (en) * 1998-03-05 2007-09-26 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JPH11338439A (en) 1998-03-27 1999-12-10 Semiconductor Energy Lab Co Ltd Driving circuit of semiconductor display device and semiconductor display device
US6482684B1 (en) * 1998-03-27 2002-11-19 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a TFT with Ge seeded amorphous Si layer
JP3844613B2 (en) 1998-04-28 2006-11-15 株式会社半導体エネルギー研究所 Thin film transistor circuit and display device using the same
JP2000039628A (en) * 1998-05-16 2000-02-08 Semiconductor Energy Lab Co Ltd Semiconductor display device
US6396147B1 (en) 1998-05-16 2002-05-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with metal-oxide conductors
US6228693B1 (en) * 1998-06-05 2001-05-08 Sharp Laboratories Of America, Inc. Selected site, metal-induced, continuous crystallization method
JP4223094B2 (en) 1998-06-12 2009-02-12 株式会社半導体エネルギー研究所 Electro-optic display
JP2000002872A (en) 1998-06-16 2000-01-07 Semiconductor Energy Lab Co Ltd Liquid crystal display device and its manufacture
JP2000012864A (en) 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd Manufacture of semiconductor device
WO1999067813A1 (en) 1998-06-25 1999-12-29 The Penn State Research Foundation Electrostatic printing of a metallic toner to produce a polycrystalline semiconductor from an amorphous semiconductor
WO2000002251A1 (en) * 1998-07-06 2000-01-13 Matsushita Electric Industrial Co., Ltd. Thin film transistor and liquid crystal display
US6246524B1 (en) 1998-07-13 2001-06-12 Semiconductor Energy Laboratory Co., Ltd. Beam homogenizer, laser irradiation apparatus, laser irradiation method, and method of manufacturing semiconductor device
JP4663047B2 (en) * 1998-07-13 2011-03-30 株式会社半導体エネルギー研究所 Laser irradiation apparatus and method for manufacturing semiconductor device
US7153729B1 (en) 1998-07-15 2006-12-26 Semiconductor Energy Laboratory Co., Ltd. Crystalline semiconductor thin film, method of fabricating the same, semiconductor device, and method of fabricating the same
US7294535B1 (en) 1998-07-15 2007-11-13 Semiconductor Energy Laboratory Co., Ltd. Crystalline semiconductor thin film, method of fabricating the same, semiconductor device, and method of fabricating the same
JP4030193B2 (en) * 1998-07-16 2008-01-09 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7084016B1 (en) * 1998-07-17 2006-08-01 Semiconductor Energy Laboratory Co., Ltd. Crystalline semiconductor thin film, method of fabricating the same, semiconductor device, and method of fabricating the same
US7282398B2 (en) * 1998-07-17 2007-10-16 Semiconductor Energy Laboratory Co., Ltd. Crystalline semiconductor thin film, method of fabricating the same, semiconductor device and method of fabricating the same
US6271101B1 (en) 1998-07-29 2001-08-07 Semiconductor Energy Laboratory Co., Ltd. Process for production of SOI substrate and process for production of semiconductor device
JP2000058839A (en) 1998-08-05 2000-02-25 Semiconductor Energy Lab Co Ltd Semiconductor device provided with semiconductor circuit composed of semiconductor element and its manufacture
US6559036B1 (en) * 1998-08-07 2003-05-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
TW522354B (en) 1998-08-31 2003-03-01 Semiconductor Energy Lab Display device and method of driving the same
JP4476390B2 (en) * 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7126161B2 (en) 1998-10-13 2006-10-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having El layer and sealing material
US7317438B2 (en) * 1998-10-30 2008-01-08 Semiconductor Energy Laboratory Co., Ltd. Field sequential liquid crystal display device and driving method thereof, and head mounted display
US6274887B1 (en) 1998-11-02 2001-08-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method therefor
US6617644B1 (en) 1998-11-09 2003-09-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US7141821B1 (en) * 1998-11-10 2006-11-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having an impurity gradient in the impurity regions and method of manufacture
US7022556B1 (en) 1998-11-11 2006-04-04 Semiconductor Energy Laboratory Co., Ltd. Exposure device, exposure method and method of manufacturing semiconductor device
US6512271B1 (en) * 1998-11-16 2003-01-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US6518594B1 (en) 1998-11-16 2003-02-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor devices
US6909114B1 (en) * 1998-11-17 2005-06-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having LDD regions
US6420758B1 (en) * 1998-11-17 2002-07-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having an impurity region overlapping a gate electrode
US6489952B1 (en) * 1998-11-17 2002-12-03 Semiconductor Energy Laboratory Co., Ltd. Active matrix type semiconductor display device
US6277679B1 (en) 1998-11-25 2001-08-21 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing thin film transistor
US6501098B2 (en) * 1998-11-25 2002-12-31 Semiconductor Energy Laboratory Co, Ltd. Semiconductor device
US6365917B1 (en) 1998-11-25 2002-04-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7235810B1 (en) 1998-12-03 2007-06-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US6420988B1 (en) 1998-12-03 2002-07-16 Semiconductor Energy Laboratory Co., Ltd. Digital analog converter and electronic device using the same
JP2000174282A (en) * 1998-12-03 2000-06-23 Semiconductor Energy Lab Co Ltd Semiconductor device
US6545359B1 (en) * 1998-12-18 2003-04-08 Semiconductor Energy Laboratory Co., Ltd. Wiring line and manufacture process thereof, and semiconductor device and manufacturing process thereof
US6469317B1 (en) * 1998-12-18 2002-10-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US6259138B1 (en) 1998-12-18 2001-07-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having multilayered gate electrode and impurity regions overlapping therewith
US6524895B2 (en) 1998-12-25 2003-02-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US8158980B2 (en) 2001-04-19 2012-04-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a pixel matrix circuit that includes a pixel TFT and a storage capacitor
JP3483484B2 (en) 1998-12-28 2004-01-06 富士通ディスプレイテクノロジーズ株式会社 Semiconductor device, image display device, method of manufacturing semiconductor device, and method of manufacturing image display device
JP4202502B2 (en) * 1998-12-28 2008-12-24 株式会社半導体エネルギー研究所 Semiconductor device
US6380558B1 (en) 1998-12-29 2002-04-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
EP1020839A3 (en) 1999-01-08 2002-11-27 Sel Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device and driving circuit therefor
US6639244B1 (en) 1999-01-11 2003-10-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
DE69942442D1 (en) * 1999-01-11 2010-07-15 Semiconductor Energy Lab Semiconductor arrangement with driver TFT and pixel TFT on a substrate
US6891236B1 (en) * 1999-01-14 2005-05-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US6590229B1 (en) * 1999-01-21 2003-07-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and process for production thereof
TW468269B (en) * 1999-01-28 2001-12-11 Semiconductor Energy Lab Serial-to-parallel conversion circuit, and semiconductor display device employing the same
US6593592B1 (en) * 1999-01-29 2003-07-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having thin film transistors
JP3331999B2 (en) * 1999-02-09 2002-10-07 日本電気株式会社 Manufacturing method of semiconductor thin film
US6506635B1 (en) 1999-02-12 2003-01-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and method of forming the same
JP4221859B2 (en) * 1999-02-12 2009-02-12 株式会社デンソー Manufacturing method of semiconductor device
US6777716B1 (en) * 1999-02-12 2004-08-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device and method of manufacturing therefor
US6535535B1 (en) * 1999-02-12 2003-03-18 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation method, laser irradiation apparatus, and semiconductor device
US6576924B1 (en) * 1999-02-12 2003-06-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having at least a pixel unit and a driver circuit unit over a same substrate
JP4372943B2 (en) 1999-02-23 2009-11-25 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method thereof
JP4637315B2 (en) 1999-02-24 2011-02-23 株式会社半導体エネルギー研究所 Display device
US7821065B2 (en) 1999-03-02 2010-10-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device comprising a thin film transistor comprising a semiconductor thin film and method of manufacturing the same
US6674136B1 (en) 1999-03-04 2004-01-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having driver circuit and pixel section provided over same substrate
US6306694B1 (en) * 1999-03-12 2001-10-23 Semiconductor Energy Laboratory Co., Ltd. Process of fabricating a semiconductor device
US6614083B1 (en) * 1999-03-17 2003-09-02 Semiconductor Energy Laboratory Co., Ltd. Wiring material and a semiconductor device having wiring using the material, and the manufacturing method
US7193594B1 (en) * 1999-03-18 2007-03-20 Semiconductor Energy Laboratory Co., Ltd. Display device
US6531713B1 (en) * 1999-03-19 2003-03-11 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and manufacturing method thereof
US6281552B1 (en) 1999-03-23 2001-08-28 Semiconductor Energy Laboratory Co., Ltd. Thin film transistors having ldd regions
US6858898B1 (en) * 1999-03-23 2005-02-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US7145536B1 (en) * 1999-03-26 2006-12-05 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
US6399988B1 (en) 1999-03-26 2002-06-04 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor having lightly doped regions
TW469484B (en) * 1999-03-26 2001-12-21 Semiconductor Energy Lab A method for manufacturing an electrooptical device
US6337235B1 (en) 1999-03-26 2002-01-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6475836B1 (en) 1999-03-29 2002-11-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6952194B1 (en) 1999-03-31 2005-10-04 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
US6861670B1 (en) 1999-04-01 2005-03-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having multi-layer wiring
US6346730B1 (en) 1999-04-06 2002-02-12 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device having a pixel TFT formed in a display region and a drive circuit formed in the periphery of the display region on the same substrate
US7122835B1 (en) 1999-04-07 2006-10-17 Semiconductor Energy Laboratory Co., Ltd. Electrooptical device and a method of manufacturing the same
TW444257B (en) * 1999-04-12 2001-07-01 Semiconductor Energy Lab Semiconductor device and method for fabricating the same
TW518637B (en) 1999-04-15 2003-01-21 Semiconductor Energy Lab Electro-optical device and electronic equipment
US6512504B1 (en) 1999-04-27 2003-01-28 Semiconductor Energy Laborayory Co., Ltd. Electronic device and electronic apparatus
US6753854B1 (en) 1999-04-28 2004-06-22 Semiconductor Energy Laboratory Co., Ltd. Display device
EP2256808A2 (en) 1999-04-30 2010-12-01 Semiconductor Energy Laboratory Co, Ltd. Semiconductor device and manufacturing method therof
US6461899B1 (en) * 1999-04-30 2002-10-08 Semiconductor Energy Laboratory, Co., Ltd. Oxynitride laminate “blocking layer” for thin film semiconductor devices
US6590581B1 (en) 1999-05-07 2003-07-08 Semiconductor Energy Laboratory Co., Ltd. Display device
JP4298131B2 (en) * 1999-05-14 2009-07-15 株式会社半導体エネルギー研究所 Method for manufacturing liquid crystal display device
US6680487B1 (en) 1999-05-14 2004-01-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor comprising a TFT provided on a substrate having an insulating surface and method of fabricating the same
DE60025296T2 (en) 1999-05-14 2006-07-13 Semiconductor Energy Laboratory Co., Ltd., Atsugi Spectacle-type display device
US6545656B1 (en) 1999-05-14 2003-04-08 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device in which a black display is performed by a reset signal during one sub-frame
TW517260B (en) * 1999-05-15 2003-01-11 Semiconductor Energy Lab Semiconductor device and method for its fabrication
US6630977B1 (en) * 1999-05-20 2003-10-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with capacitor formed around contact hole
EP2500941A3 (en) 1999-06-02 2017-05-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
CN100592523C (en) * 1999-06-02 2010-02-24 株式会社半导体能源研究所 Semiconductor device and a method of manufacturing the same
TWI232595B (en) * 1999-06-04 2005-05-11 Semiconductor Energy Lab Electroluminescence display device and electronic device
US7288420B1 (en) * 1999-06-04 2007-10-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing an electro-optical device
US8853696B1 (en) 1999-06-04 2014-10-07 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device and electronic device
JP4307635B2 (en) 1999-06-22 2009-08-05 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7245018B1 (en) 1999-06-22 2007-07-17 Semiconductor Energy Laboratory Co., Ltd. Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof
TW512543B (en) * 1999-06-28 2002-12-01 Semiconductor Energy Lab Method of manufacturing an electro-optical device
TW556357B (en) * 1999-06-28 2003-10-01 Semiconductor Energy Lab Method of manufacturing an electro-optical device
US6661096B1 (en) 1999-06-29 2003-12-09 Semiconductor Energy Laboratory Co., Ltd. Wiring material semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof
JP4666723B2 (en) * 1999-07-06 2011-04-06 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6952020B1 (en) * 1999-07-06 2005-10-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
TW459275B (en) * 1999-07-06 2001-10-11 Semiconductor Energy Lab Semiconductor device and method of fabricating the same
US6426245B1 (en) * 1999-07-09 2002-07-30 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
TW523730B (en) 1999-07-12 2003-03-11 Semiconductor Energy Lab Digital driver and display device
US6563482B1 (en) * 1999-07-21 2003-05-13 Semiconductor Energy Laboratory Co., Ltd. Display device
US6541294B1 (en) * 1999-07-22 2003-04-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
TW480554B (en) * 1999-07-22 2002-03-21 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
JP2001035808A (en) * 1999-07-22 2001-02-09 Semiconductor Energy Lab Co Ltd Wiring and its creating method, semiconductor device having this wiring, and dry-etching method therefor
US7242449B1 (en) 1999-07-23 2007-07-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and integral image recognition/display apparatus
US6909411B1 (en) 1999-07-23 2005-06-21 Semiconductor Energy Laboratory Co., Ltd. Display device and method for operating the same
EP1076359B1 (en) 1999-08-13 2011-02-23 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation device
US6486812B1 (en) 1999-08-16 2002-11-26 Semiconductor Energy Laboratory Co., Ltd. D/A conversion circuit having n switches, n capacitors and a coupling capacitor
JP2001051661A (en) 1999-08-16 2001-02-23 Semiconductor Energy Lab Co Ltd D-a conversion circuit and semiconductor device
US6599788B1 (en) * 1999-08-18 2003-07-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US6476790B1 (en) 1999-08-18 2002-11-05 Semiconductor Energy Laboratory Co., Ltd. Display device and a driver circuit thereof
US6515648B1 (en) * 1999-08-31 2003-02-04 Semiconductor Energy Laboratory Co., Ltd. Shift register circuit, driving circuit of display device, and display device using the driving circuit
JP4472073B2 (en) * 1999-09-03 2010-06-02 株式会社半導体エネルギー研究所 Display device and manufacturing method thereof
JP3538084B2 (en) * 1999-09-17 2004-06-14 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
TW522453B (en) 1999-09-17 2003-03-01 Semiconductor Energy Lab Display device
JP2001092413A (en) * 1999-09-24 2001-04-06 Semiconductor Energy Lab Co Ltd El element display device and electronic device
US6885366B1 (en) 1999-09-30 2005-04-26 Semiconductor Energy Laboratory Co., Ltd. Display device
US6967633B1 (en) 1999-10-08 2005-11-22 Semiconductor Energy Laboratory Co., Ltd. Display device
TW468283B (en) 1999-10-12 2001-12-11 Semiconductor Energy Lab EL display device and a method of manufacturing the same
TW480722B (en) 1999-10-12 2002-03-21 Semiconductor Energy Lab Manufacturing method of electro-optical device
TW471011B (en) * 1999-10-13 2002-01-01 Semiconductor Energy Lab Thin film forming apparatus
US6410368B1 (en) 1999-10-26 2002-06-25 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device with TFT
US6384427B1 (en) 1999-10-29 2002-05-07 Semiconductor Energy Laboratory Co., Ltd. Electronic device
JP4562835B2 (en) * 1999-11-05 2010-10-13 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6646287B1 (en) * 1999-11-19 2003-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with tapered gate and insulating film
US6618115B1 (en) * 1999-11-19 2003-09-09 Semiconductor Energy Laboratory Co., Ltd. Defective pixel compensation system and display device using the system
US7348953B1 (en) 1999-11-22 2008-03-25 Semiconductor Energy Laboratory Co., Ltd. Method of driving liquid crystal display device
JP4514861B2 (en) * 1999-11-29 2010-07-28 株式会社半導体エネルギー研究所 Laser irradiation apparatus, laser irradiation method, and manufacturing method of semiconductor device
US7002659B1 (en) 1999-11-30 2006-02-21 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal panel and liquid crystal projector
CN100505313C (en) 1999-12-10 2009-06-24 株式会社半导体能源研究所 Semiconductor device and a method of manufacturing the same
JP2001175198A (en) * 1999-12-14 2001-06-29 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method therefor
TW511298B (en) * 1999-12-15 2002-11-21 Semiconductor Energy Lab EL display device
JP2001177101A (en) 1999-12-20 2001-06-29 Semiconductor Energy Lab Co Ltd Semiconductor device and method of manufacturing the same
US6606080B2 (en) 1999-12-24 2003-08-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device and electronic equipment
US6573162B2 (en) * 1999-12-24 2003-06-03 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus and method of fabricating a semiconductor device
US6590227B2 (en) 1999-12-27 2003-07-08 Semiconductor Energy Laboratory Co., Ltd. Active matrix display device
US6750835B2 (en) 1999-12-27 2004-06-15 Semiconductor Energy Laboratory Co., Ltd. Image display device and driving method thereof
US6876339B2 (en) 1999-12-27 2005-04-05 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
US6417521B2 (en) 2000-01-19 2002-07-09 Semiconductor Energy Laboratory Co., Ltd. Transmission circuit and semiconductor device
US7071041B2 (en) * 2000-01-20 2006-07-04 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US20010053559A1 (en) * 2000-01-25 2001-12-20 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating display device
US6639265B2 (en) 2000-01-26 2003-10-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the semiconductor device
US6646692B2 (en) * 2000-01-26 2003-11-11 Semiconductor Energy Laboratory Co., Ltd. Liquid-crystal display device and method of fabricating the same
US6825488B2 (en) * 2000-01-26 2004-11-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP4493779B2 (en) 2000-01-31 2010-06-30 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method thereof
US6702407B2 (en) * 2000-01-31 2004-03-09 Semiconductor Energy Laboratory Co., Ltd. Color image display device, method of driving the same, and electronic equipment
TW494447B (en) * 2000-02-01 2002-07-11 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
US6856307B2 (en) * 2000-02-01 2005-02-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device and method of driving the same
US20020113268A1 (en) * 2000-02-01 2002-08-22 Jun Koyama Nonvolatile memory, semiconductor device and method of manufacturing the same
US6856630B2 (en) * 2000-02-02 2005-02-15 Semiconductor Energy Laboratory Co., Ltd. Beam homogenizer, laser irradiation apparatus, semiconductor device, and method of fabricating the semiconductor device
TW495808B (en) * 2000-02-04 2002-07-21 Semiconductor Energy Lab Thin film formation apparatus and method of manufacturing self-light-emitting device using thin film formation apparatus
US7098884B2 (en) * 2000-02-08 2006-08-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device and method of driving semiconductor display device
TW525138B (en) 2000-02-18 2003-03-21 Semiconductor Energy Lab Image display device, method of driving thereof, and electronic equipment
US7023021B2 (en) * 2000-02-22 2006-04-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
TW521303B (en) 2000-02-28 2003-02-21 Semiconductor Energy Lab Electronic device
JP2001318627A (en) * 2000-02-29 2001-11-16 Semiconductor Energy Lab Co Ltd Light emitting device
TW507258B (en) 2000-02-29 2002-10-21 Semiconductor Systems Corp Display device and method for fabricating the same
TW495854B (en) 2000-03-06 2002-07-21 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
US7098084B2 (en) 2000-03-08 2006-08-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US6916693B2 (en) * 2000-03-08 2005-07-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP2001250956A (en) 2000-03-08 2001-09-14 Semiconductor Energy Lab Co Ltd Semiconductor device
US20020020840A1 (en) * 2000-03-10 2002-02-21 Setsuo Nakajima Semiconductor device and manufacturing method thereof
US6872607B2 (en) * 2000-03-21 2005-03-29 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
GB0006958D0 (en) * 2000-03-23 2000-05-10 Koninkl Philips Electronics Nv Method of manufacturing a transistor
US7301276B2 (en) 2000-03-27 2007-11-27 Semiconductor Energy Laboratory Co., Ltd. Light emitting apparatus and method of manufacturing the same
TW513753B (en) * 2000-03-27 2002-12-11 Semiconductor Energy Lab Semiconductor display device and manufacturing method thereof
TWI301907B (en) * 2000-04-03 2008-10-11 Semiconductor Energy Lab Semiconductor device, liquid crystal display device and manfacturing method thereof
US6789910B2 (en) 2000-04-12 2004-09-14 Semiconductor Energy Laboratory, Co., Ltd. Illumination apparatus
TW493282B (en) 2000-04-17 2002-07-01 Semiconductor Energy Lab Self-luminous device and electric machine using the same
US7525165B2 (en) * 2000-04-17 2009-04-28 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and manufacturing method thereof
US6706544B2 (en) 2000-04-19 2004-03-16 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and fabricating method thereof
US7579203B2 (en) * 2000-04-25 2009-08-25 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
US6580475B2 (en) * 2000-04-27 2003-06-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US7662677B2 (en) * 2000-04-28 2010-02-16 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating semiconductor device
TW480576B (en) * 2000-05-12 2002-03-21 Semiconductor Energy Lab Semiconductor device and method for manufacturing same
US6746901B2 (en) 2000-05-12 2004-06-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating thereof
US7633471B2 (en) 2000-05-12 2009-12-15 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and electric appliance
US7804552B2 (en) * 2000-05-12 2010-09-28 Semiconductor Energy Laboratory Co., Ltd. Electro-optical device with light shielding portion comprising laminated colored layers, electrical equipment having the same, portable telephone having the same
US7088322B2 (en) * 2000-05-12 2006-08-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP4588167B2 (en) * 2000-05-12 2010-11-24 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
KR20010104215A (en) * 2000-05-12 2001-11-24 야마자끼 순페이 A method of manufacturing a light emitting device
TWI286338B (en) * 2000-05-12 2007-09-01 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
JP2001345451A (en) * 2000-05-30 2001-12-14 Hitachi Ltd Thin-film semiconductor integrated-circuit device, and picture display using the same, and their manufacturing methods
US6489222B2 (en) 2000-06-02 2002-12-03 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
TWI263336B (en) 2000-06-12 2006-10-01 Semiconductor Energy Lab Thin film transistors and semiconductor device
US6521492B2 (en) * 2000-06-12 2003-02-18 Seiko Epson Corporation Thin-film semiconductor device fabrication method
US6828587B2 (en) * 2000-06-19 2004-12-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7078321B2 (en) 2000-06-19 2006-07-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
JP2002083974A (en) * 2000-06-19 2002-03-22 Semiconductor Energy Lab Co Ltd Semiconductor device
US7503975B2 (en) * 2000-06-27 2009-03-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and fabrication method therefor
US6875674B2 (en) * 2000-07-10 2005-04-05 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device with fluorine concentration
TW536827B (en) * 2000-07-14 2003-06-11 Semiconductor Energy Lab Semiconductor display apparatus and driving method of semiconductor display apparatus
US6613620B2 (en) 2000-07-31 2003-09-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US6703265B2 (en) * 2000-08-02 2004-03-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US6542205B2 (en) 2000-08-04 2003-04-01 Semiconductor Energy Laboratory Co., Ltd. Display device
SG101479A1 (en) * 2000-09-14 2004-01-30 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
US6562671B2 (en) * 2000-09-22 2003-05-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device and manufacturing method thereof
US6509616B2 (en) 2000-09-29 2003-01-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and its manufacturing method
US7385579B2 (en) 2000-09-29 2008-06-10 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device and method of driving the same
US6599818B2 (en) * 2000-10-10 2003-07-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device manufacturing method, heat treatment apparatus, and heat treatment method
TW515104B (en) 2000-11-06 2002-12-21 Semiconductor Energy Lab Electro-optical device and method of manufacturing the same
US6831299B2 (en) 2000-11-09 2004-12-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
TW531971B (en) 2000-11-24 2003-05-11 Semiconductor Energy Lab D/A converter circuit and semiconductor device
JP4954366B2 (en) 2000-11-28 2012-06-13 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7217605B2 (en) * 2000-11-29 2007-05-15 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation method and method of manufacturing a semiconductor device
US6759313B2 (en) 2000-12-05 2004-07-06 Semiconductor Energy Laboratory Co., Ltd Method of fabricating a semiconductor device
JP2002176000A (en) 2000-12-05 2002-06-21 Semiconductor Energy Lab Co Ltd Heat treatment apparatus and manufacturing method of semiconductor device
TW525216B (en) * 2000-12-11 2003-03-21 Semiconductor Energy Lab Semiconductor device, and manufacturing method thereof
US7045444B2 (en) 2000-12-19 2006-05-16 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device that includes selectively adding a noble gas element
SG111923A1 (en) 2000-12-21 2005-06-29 Semiconductor Energy Lab Light emitting device and method of manufacturing the same
US7534977B2 (en) * 2000-12-28 2009-05-19 Semiconductor Energy Laboratory Co., Ltd. Heat treatment apparatus and method of manufacturing a semiconductor device
US6809012B2 (en) * 2001-01-18 2004-10-26 Semiconductor Energy Laboratory Co., Ltd. Method of making a thin film transistor using laser annealing
US6858480B2 (en) * 2001-01-18 2005-02-22 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
TW586141B (en) 2001-01-19 2004-05-01 Semiconductor Energy Lab Semiconductor device and method of manufacturing the same
US7151017B2 (en) * 2001-01-26 2006-12-19 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
US6770518B2 (en) * 2001-01-29 2004-08-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US7115453B2 (en) * 2001-01-29 2006-10-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
JP4939690B2 (en) 2001-01-30 2012-05-30 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP2002231627A (en) * 2001-01-30 2002-08-16 Semiconductor Energy Lab Co Ltd Method of manufacturing photoelectric conversion unit
JP2002236472A (en) * 2001-02-08 2002-08-23 Semiconductor Energy Lab Co Ltd Liquid crystal display device and its driving method
US7141822B2 (en) * 2001-02-09 2006-11-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
JP5088993B2 (en) * 2001-02-16 2012-12-05 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4993810B2 (en) * 2001-02-16 2012-08-08 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
SG114529A1 (en) 2001-02-23 2005-09-28 Semiconductor Energy Lab Method of manufacturing a semiconductor device
SG143975A1 (en) * 2001-02-28 2008-07-29 Semiconductor Energy Lab Method of manufacturing a semiconductor device
SG103846A1 (en) 2001-02-28 2004-05-26 Semiconductor Energy Lab A method of manufacturing a semiconductor device
US6830994B2 (en) * 2001-03-09 2004-12-14 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device having a crystallized semiconductor film
JP4718700B2 (en) 2001-03-16 2011-07-06 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6600436B2 (en) 2001-03-26 2003-07-29 Semiconductor Energy Laboratory Co., Ltd, D/A converter having capacitances, tone voltage lines, first switches, second switches and third switches
US6812081B2 (en) * 2001-03-26 2004-11-02 Semiconductor Energy Laboratory Co.,.Ltd. Method of manufacturing semiconductor device
JP4926329B2 (en) 2001-03-27 2012-05-09 株式会社半導体エネルギー研究所 Semiconductor device, method for manufacturing the same, and electric appliance
US6982194B2 (en) * 2001-03-27 2006-01-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US7189997B2 (en) 2001-03-27 2007-03-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US6855584B2 (en) 2001-03-29 2005-02-15 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device
US6809023B2 (en) 2001-04-06 2004-10-26 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device having uniform crystal grains in a crystalline semiconductor film
US6740938B2 (en) * 2001-04-16 2004-05-25 Semiconductor Energy Laboratory Co., Ltd. Transistor provided with first and second gate electrodes with channel region therebetween
US7253032B2 (en) 2001-04-20 2007-08-07 Semiconductor Energy Laboratory Co., Ltd. Method of flattening a crystallized semiconductor film surface by using a plate
DE10120011B4 (en) * 2001-04-24 2005-07-14 Advanced Photonics Technologies Ag Method for coating a thin sheet with a substrate
JP4776801B2 (en) * 2001-04-24 2011-09-21 株式会社半導体エネルギー研究所 Memory circuit
JP4854866B2 (en) * 2001-04-27 2012-01-18 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4785271B2 (en) 2001-04-27 2011-10-05 株式会社半導体エネルギー研究所 Liquid crystal display device, electronic equipment
JP4439761B2 (en) 2001-05-11 2010-03-24 株式会社半導体エネルギー研究所 Liquid crystal display device, electronic equipment
US7087504B2 (en) * 2001-05-18 2006-08-08 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device by irradiating with a laser beam
TW582005B (en) 2001-05-29 2004-04-01 Semiconductor Energy Lab Pulse output circuit, shift register, and display device
TW541584B (en) * 2001-06-01 2003-07-11 Semiconductor Energy Lab Semiconductor film, semiconductor device and method for manufacturing same
US6743700B2 (en) * 2001-06-01 2004-06-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor film, semiconductor device and method of their production
TW540020B (en) * 2001-06-06 2003-07-01 Semiconductor Energy Lab Image display device and driving method thereof
TW558861B (en) * 2001-06-15 2003-10-21 Semiconductor Energy Lab Laser irradiation stage, laser irradiation optical system, laser irradiation apparatus, laser irradiation method, and method of manufacturing semiconductor device
US7294517B2 (en) * 2001-06-18 2007-11-13 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of fabricating the same
JP3961240B2 (en) * 2001-06-28 2007-08-22 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
TW550648B (en) * 2001-07-02 2003-09-01 Semiconductor Energy Lab Semiconductor device and method of manufacturing the same
TW546857B (en) 2001-07-03 2003-08-11 Semiconductor Energy Lab Light-emitting device, method of manufacturing a light-emitting device, and electronic equipment
JP4267266B2 (en) * 2001-07-10 2009-05-27 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7199027B2 (en) * 2001-07-10 2007-04-03 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor film by plasma CVD using a noble gas and nitrogen
SG119161A1 (en) * 2001-07-16 2006-02-28 Semiconductor Energy Lab Light emitting device
US6952023B2 (en) * 2001-07-17 2005-10-04 Semiconductor Energy Laboratory Co., Ltd. Light emitting device
JP2003045874A (en) 2001-07-27 2003-02-14 Semiconductor Energy Lab Co Ltd Metallized wiring and its forming method, metallized wiring board and its producing method
US6788108B2 (en) 2001-07-30 2004-09-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP3998930B2 (en) * 2001-08-01 2007-10-31 株式会社半導体エネルギー研究所 Method and apparatus for manufacturing crystalline semiconductor film
TW552645B (en) 2001-08-03 2003-09-11 Semiconductor Energy Lab Laser irradiating device, laser irradiating method and manufacturing method of semiconductor device
JP4831895B2 (en) * 2001-08-03 2011-12-07 株式会社半導体エネルギー研究所 Semiconductor device
US7218349B2 (en) * 2001-08-09 2007-05-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US6847006B2 (en) * 2001-08-10 2005-01-25 Semiconductor Energy Laboratory Co., Ltd. Laser annealing apparatus and semiconductor device manufacturing method
JP4618948B2 (en) * 2001-08-24 2011-01-26 株式会社半導体エネルギー研究所 Semiconductor device evaluation method
JP4056720B2 (en) * 2001-08-30 2008-03-05 株式会社半導体エネルギー研究所 Method for manufacturing crystalline semiconductor film
JP4397571B2 (en) * 2001-09-25 2010-01-13 株式会社半導体エネルギー研究所 Laser irradiation method, laser irradiation apparatus, and manufacturing method of semiconductor device
JP5072157B2 (en) * 2001-09-27 2012-11-14 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4024508B2 (en) * 2001-10-09 2007-12-19 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
SG108878A1 (en) * 2001-10-30 2005-02-28 Semiconductor Energy Lab Laser irradiation method and laser irradiation apparatus, and method for fabricating semiconductor device
US6700096B2 (en) * 2001-10-30 2004-03-02 Semiconductor Energy Laboratory Co., Ltd. Laser apparatus, laser irradiation method, manufacturing method for semiconductor device, semiconductor device, production system for semiconductor device using the laser apparatus, and electronic equipment
JP3980465B2 (en) * 2001-11-09 2007-09-26 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
TWI289896B (en) * 2001-11-09 2007-11-11 Semiconductor Energy Lab Laser irradiation apparatus, laser irradiation method, and method of manufacturing a semiconductor device
US7238557B2 (en) * 2001-11-14 2007-07-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
US7026227B2 (en) * 2001-11-16 2006-04-11 Semiconductor Energy Laboratory Co., Ltd. Method of irradiating a laser beam, and method of fabricating semiconductor devices
US7050878B2 (en) 2001-11-22 2006-05-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductror fabricating apparatus
US7105048B2 (en) * 2001-11-30 2006-09-12 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus
JP2003163221A (en) * 2001-11-28 2003-06-06 Semiconductor Energy Lab Co Ltd Manufacturing method for semiconductor device
US7078322B2 (en) * 2001-11-29 2006-07-18 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a thin film transistor
US6911675B2 (en) * 2001-11-30 2005-06-28 Semiconductor Energy Laboratory Co., Ltd. Active matrix display device and manufacturing method thereof
US6956234B2 (en) * 2001-11-30 2005-10-18 Semiconductor Energy Laboratory Co., Ltd. Passive matrix display device
JP3934536B2 (en) * 2001-11-30 2007-06-20 株式会社半導体エネルギー研究所 Laser irradiation apparatus, laser irradiation method, and manufacturing method of semiconductor device
JP4397555B2 (en) 2001-11-30 2010-01-13 株式会社半導体エネルギー研究所 Semiconductor devices, electronic equipment
US6768348B2 (en) 2001-11-30 2004-07-27 Semiconductor Energy Laboratory Co., Ltd. Sense amplifier and electronic apparatus using the same
US7133737B2 (en) 2001-11-30 2006-11-07 Semiconductor Energy Laboratory Co., Ltd. Program for controlling laser apparatus and recording medium for recording program for controlling laser apparatus and capable of being read out by computer
US6872658B2 (en) 2001-11-30 2005-03-29 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating semiconductor device by exposing resist mask
CN1248287C (en) * 2001-11-30 2006-03-29 株式会社半导体能源研究所 Method for producing semiconductor equipment
US7232714B2 (en) * 2001-11-30 2007-06-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7214573B2 (en) * 2001-12-11 2007-05-08 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device that includes patterning sub-islands
EP1329946A3 (en) * 2001-12-11 2005-04-06 Sel Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device including a laser crystallization step
US7138733B2 (en) * 2001-12-13 2006-11-21 Hewlett-Packard Development Company, L.P. Redundant data and power infrastructure for modular server components in a rack
US7135389B2 (en) * 2001-12-20 2006-11-14 Semiconductor Energy Laboratory Co., Ltd. Irradiation method of laser beam
US7113527B2 (en) * 2001-12-21 2006-09-26 Semiconductor Energy Laboratory Co., Ltd. Method and apparatus for laser irradiation and manufacturing method of semiconductor device
JP4141138B2 (en) * 2001-12-21 2008-08-27 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6994083B2 (en) * 2001-12-21 2006-02-07 Trudell Medical International Nebulizer apparatus and method
US6933527B2 (en) * 2001-12-28 2005-08-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and semiconductor device production system
JP2003204067A (en) * 2001-12-28 2003-07-18 Semiconductor Energy Lab Co Ltd Display device and electronic equipment using the same
EP1326273B1 (en) * 2001-12-28 2012-01-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP4011344B2 (en) * 2001-12-28 2007-11-21 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6841797B2 (en) 2002-01-17 2005-01-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device formed over a surface with a drepession portion and a projection portion
TWI261358B (en) * 2002-01-28 2006-09-01 Semiconductor Energy Lab Semiconductor device and method of manufacturing the same
US7749818B2 (en) * 2002-01-28 2010-07-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
TWI272666B (en) * 2002-01-28 2007-02-01 Semiconductor Energy Lab Semiconductor device and method of manufacturing the same
JP3961310B2 (en) 2002-02-21 2007-08-22 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US6884668B2 (en) * 2002-02-22 2005-04-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method therefor
US7330162B2 (en) * 2002-02-28 2008-02-12 Semiconductor Energy Laboratory Co., Ltd. Method of driving a light emitting device and electronic equipment
CN100350617C (en) * 2002-03-05 2007-11-21 株式会社半导体能源研究所 Semiconductor element and semiconductor device using said element
US6847050B2 (en) * 2002-03-15 2005-01-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor element and semiconductor device comprising the same
US6906343B2 (en) * 2002-03-26 2005-06-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor display device
TWI303882B (en) * 2002-03-26 2008-12-01 Semiconductor Energy Lab Semiconductor device and method of manufacturing the same
US6841434B2 (en) * 2002-03-26 2005-01-11 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating semiconductor device
US6930326B2 (en) * 2002-03-26 2005-08-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor circuit and method of fabricating the same
JP2003330388A (en) * 2002-05-15 2003-11-19 Semiconductor Energy Lab Co Ltd Semiconductor device and its manufacturing method
JP4326756B2 (en) 2002-07-04 2009-09-09 株式会社半導体エネルギー研究所 Doping method, doping apparatus control system, and doping apparatus
US20040201067A1 (en) * 2002-07-08 2004-10-14 Toppoly Optoelectronics Corp. LLD structure of thin film transistor
JP4338948B2 (en) * 2002-08-01 2009-10-07 株式会社半導体エネルギー研究所 Method for producing carbon nanotube semiconductor device
US7029529B2 (en) * 2002-09-19 2006-04-18 Applied Materials, Inc. Method and apparatus for metallization of large area substrates
US20040201068A1 (en) * 2002-10-02 2004-10-14 Toppoly Optoelectronics Corp. Process for producing thin film transistor
US7332431B2 (en) * 2002-10-17 2008-02-19 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device
US7374976B2 (en) 2002-11-22 2008-05-20 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating thin film transistor
US7335255B2 (en) * 2002-11-26 2008-02-26 Semiconductor Energy Laboratory, Co., Ltd. Manufacturing method of semiconductor device
SG129265A1 (en) 2002-11-29 2007-02-26 Semiconductor Energy Lab Laser irradiation apparatus, laser irradiation method, and method for manufacturing a semiconductor device
US7256079B2 (en) * 2002-12-16 2007-08-14 Semiconductor Energy Laboratory Co., Ltd. Evaluation method using a TEG, a method of manufacturing a semiconductor device having a TEG, an element substrate and a panel having the TEG, a program for controlling dosage and a computer-readable recording medium recoding the program
JP5046464B2 (en) * 2002-12-18 2012-10-10 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor memory element
JP4339103B2 (en) 2002-12-25 2009-10-07 株式会社半導体エネルギー研究所 Semiconductor device and display device
US7652359B2 (en) * 2002-12-27 2010-01-26 Semiconductor Energy Laboratory Co., Ltd. Article having display device
US7015496B2 (en) * 2002-12-27 2006-03-21 Semiconductor Energy Laboratory Co., Ltd. Field emission device and manufacturing method thereof
JP4282985B2 (en) * 2002-12-27 2009-06-24 株式会社半導体エネルギー研究所 Method for manufacturing display device
EP1437683B1 (en) * 2002-12-27 2017-03-08 Semiconductor Energy Laboratory Co., Ltd. IC card and booking account system using the IC card
TWI351548B (en) * 2003-01-15 2011-11-01 Semiconductor Energy Lab Manufacturing method of liquid crystal display dev
JP4515034B2 (en) * 2003-02-28 2010-07-28 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
US7524712B2 (en) * 2003-03-07 2009-04-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device and laser irradiation method and laser irradiation apparatus
US7304005B2 (en) 2003-03-17 2007-12-04 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus, laser irradiation method, and method for manufacturing a semiconductor device
JP4869601B2 (en) * 2003-03-26 2012-02-08 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method of semiconductor device
JP4373115B2 (en) * 2003-04-04 2009-11-25 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4342826B2 (en) 2003-04-23 2009-10-14 株式会社半導体エネルギー研究所 Manufacturing method of semiconductor element
US7221095B2 (en) * 2003-06-16 2007-05-22 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method for fabricating light emitting device
US7161184B2 (en) 2003-06-16 2007-01-09 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US7224118B2 (en) * 2003-06-17 2007-05-29 Semiconductor Energy Laboratory Co., Ltd. Display device and electronic apparatus having a wiring connected to a counter electrode via an opening portion in an insulating layer that surrounds a pixel electrode
KR100570974B1 (en) * 2003-06-25 2006-04-13 삼성에스디아이 주식회사 Tft
US7348222B2 (en) * 2003-06-30 2008-03-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a thin film transistor and method for manufacturing a semiconductor device
US7282738B2 (en) 2003-07-18 2007-10-16 Corning Incorporated Fabrication of crystalline materials over substrates
US7071022B2 (en) 2003-07-18 2006-07-04 Corning Incorporated Silicon crystallization using self-assembled monolayers
US7247527B2 (en) * 2003-07-31 2007-07-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device, and laser irradiation apparatus
US7358165B2 (en) * 2003-07-31 2008-04-15 Semiconductor Energy Laboratory Co., Ltd Semiconductor device and method for manufacturing semiconductor device
US7294874B2 (en) 2003-08-15 2007-11-13 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation method, method for manufacturing a semiconductor device, and a semiconductor device
US7566001B2 (en) * 2003-08-29 2009-07-28 Semiconductor Energy Laboratory Co., Ltd. IC card
US7964925B2 (en) * 2006-10-13 2011-06-21 Hewlett-Packard Development Company, L.P. Photodiode module and apparatus including multiple photodiode modules
US7768405B2 (en) * 2003-12-12 2010-08-03 Semiconductor Energy Laboratory Co., Ltd Semiconductor device and manufacturing method thereof
US7130234B2 (en) * 2003-12-12 2006-10-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7405665B2 (en) * 2003-12-19 2008-07-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, RFID tag and label-like object
US7508305B2 (en) * 2003-12-26 2009-03-24 Semiconductor Energy Laboratory Co., Ltd. Packing material, tag, certificate, paper money, and securities
CN1691277B (en) * 2004-03-26 2010-05-26 株式会社半导体能源研究所 Method for manufacturing semiconductor device
US20050237895A1 (en) * 2004-04-23 2005-10-27 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus and method for manufacturing semiconductor device
KR100656495B1 (en) * 2004-08-13 2006-12-11 삼성에스디아이 주식회사 Thin film transistor and method fabricating thereof
WO2006043690A1 (en) * 2004-10-20 2006-04-27 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation method, laser irradiation apparatus and method for manufacturing semiconductor device
US8058652B2 (en) 2004-10-28 2011-11-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device used as electro-optical device having channel formation region containing first element, and source or drain region containing second element
US7442631B2 (en) * 2005-02-10 2008-10-28 Semiconductor Energy Laboratory Co., Ltd. Doping method and method of manufacturing field effect transistor
US7683429B2 (en) * 2005-05-31 2010-03-23 Semiconductor Energy Laboratory Co., Ltd. Microstructure and manufacturing method of the same
US7770535B2 (en) * 2005-06-10 2010-08-10 Semiconductor Energy Laboratory Co., Ltd. Chemical solution application apparatus and chemical solution application method
KR100683854B1 (en) * 2005-09-06 2007-02-15 삼성전자주식회사 Methods of forming non-volatile memory device
KR100731752B1 (en) * 2005-09-07 2007-06-22 삼성에스디아이 주식회사 Thin film transistor
KR101299604B1 (en) * 2005-10-18 2013-08-26 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device and manufacturing method thereof
US9153341B2 (en) 2005-10-18 2015-10-06 Semiconductor Energy Laboratory Co., Ltd. Shift register, semiconductor device, display device, and electronic device
US7524713B2 (en) * 2005-11-09 2009-04-28 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US20070117287A1 (en) * 2005-11-23 2007-05-24 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus
US8278739B2 (en) * 2006-03-20 2012-10-02 Semiconductor Energy Laboratory Co., Ltd. Crystalline semiconductor film, semiconductor device, and method for manufacturing thereof
TWI438823B (en) * 2006-08-31 2014-05-21 Semiconductor Energy Lab Method for manufacturing crystalline semiconductor film and semiconductor device
US7662703B2 (en) * 2006-08-31 2010-02-16 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing crystalline semiconductor film and semiconductor device
US7655962B2 (en) * 2007-02-23 2010-02-02 Sensor Electronic Technology, Inc. Enhancement mode insulated gate heterostructure field-effect transistor with electrically isolated RF-enhanced source contact
US7674666B2 (en) * 2007-02-23 2010-03-09 Sensor Electronic Technology, Inc. Fabrication of semiconductor device having composite contact
US7972943B2 (en) * 2007-03-02 2011-07-05 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
GB0718632D0 (en) 2007-05-16 2007-11-07 Seereal Technologies Sa Holograms
US8218211B2 (en) 2007-05-16 2012-07-10 Seereal Technologies S.A. Holographic display with a variable beam deflection
US7960262B2 (en) * 2007-05-18 2011-06-14 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device by applying laser beam to single-crystal semiconductor layer and non-single-crystal semiconductor layer through cap film
US7745268B2 (en) * 2007-06-01 2010-06-29 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device with irradiation of single crystal semiconductor layer in an inert atmosphere
KR20080111693A (en) 2007-06-19 2008-12-24 삼성모바일디스플레이주식회사 Fabricating method of polycrystalline silicon, tft fabricated using the same, fabricating method of the tft, and organic lighting emitting diode(oled) display device comprising the same
KR100882909B1 (en) * 2007-06-27 2009-02-10 삼성모바일디스플레이주식회사 Thin film transistor, fabricating method for the same, organic lighting emitting diode display device comprising the same, and fabricating method for the same
US8236668B2 (en) * 2007-10-10 2012-08-07 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
JP5503876B2 (en) * 2008-01-24 2014-05-28 株式会社半導体エネルギー研究所 Manufacturing method of semiconductor substrate
US7943414B2 (en) * 2008-08-01 2011-05-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
SG161151A1 (en) * 2008-10-22 2010-05-27 Semiconductor Energy Lab Soi substrate and method for manufacturing the same
SG162675A1 (en) * 2008-12-15 2010-07-29 Semiconductor Energy Lab Manufacturing method of soi substrate and manufacturing method of semiconductor device
US8338871B2 (en) * 2008-12-23 2012-12-25 Sensor Electronic Technology, Inc. Field effect transistor with electric field and space-charge control contact
US8395392B2 (en) * 2008-12-23 2013-03-12 Sensor Electronic Technology, Inc. Parameter extraction using radio frequency signals
US8219408B2 (en) * 2008-12-29 2012-07-10 Motorola Mobility, Inc. Audio signal decoder and method for producing a scaled reconstructed audio signal
KR101097323B1 (en) * 2009-12-21 2011-12-23 삼성모바일디스플레이주식회사 Crystallization method, method of manufacturing a thin film transistor and method of manufacturing a display device
JP5711565B2 (en) * 2010-02-26 2015-05-07 株式会社半導体エネルギー研究所 Power storage device
JP5859746B2 (en) 2010-05-28 2016-02-16 株式会社半導体エネルギー研究所 Power storage device and manufacturing method thereof
KR101899374B1 (en) * 2010-11-26 2018-09-17 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor film, method for manufacturing the same, and power storage device
KR101912674B1 (en) 2011-01-21 2018-10-29 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Hydrogen generating element, hydrogen generation device, power generation device, and driving device
US8586997B2 (en) 2011-02-15 2013-11-19 Sensor Electronic Technology, Inc. Semiconductor device with low-conducting field-controlling element
KR20130024769A (en) 2011-08-30 2013-03-08 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Power storage device
WO2013036593A1 (en) 2011-09-06 2013-03-14 Sensor Electronic Technology, Inc. Semiconductor device with low-conducting field-controlling element
US9263533B2 (en) 2011-09-19 2016-02-16 Sensor Electronic Technology, Inc. High-voltage normally-off field effect transistor including a channel with a plurality of adjacent sections
US9748362B2 (en) 2011-09-19 2017-08-29 Sensor Electronic Technology, Inc. High-voltage normally-off field effect transistor with channel having multiple adjacent sections
US9673285B2 (en) 2011-11-21 2017-06-06 Sensor Electronic Technology, Inc. Semiconductor device with low-conducting buried and/or surface layers
US8994035B2 (en) 2011-11-21 2015-03-31 Sensor Electronic Technology, Inc. Semiconductor device with low-conducting buried and/or surface layers
US11450571B2 (en) * 2018-09-27 2022-09-20 Taiwan Semiconductor Manufacturing Company Ltd. Method for manufacturing semiconductor structure
US11355665B2 (en) 2019-06-19 2022-06-07 Facebook Technologies, Llc Process flow for hybrid TFT-based micro display projector
US11349052B2 (en) 2019-02-05 2022-05-31 Facebook Technologies, Llc Bonding interface for hybrid TFT-based micro display projector

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4523963A (en) * 1983-03-02 1985-06-18 Tokyo Shibaura Denki Kabushiki Kaisha Method of fabricating MOS device on a SOS wafer by stabilizing interface region with silicon and oxygen implant
US5177578A (en) * 1989-08-31 1993-01-05 Tonen Corporation Polycrystalline silicon thin film and transistor using the same
US5248630A (en) * 1987-07-27 1993-09-28 Nippon Telegraph And Telephone Corporation Thin film silicon semiconductor device and process for producing thereof
US5420452A (en) * 1990-02-09 1995-05-30 Minnesota Mining And Manufacturing Company Solid state radiation detector
US5481121A (en) * 1993-05-26 1996-01-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having improved crystal orientation
US5488000A (en) * 1993-06-22 1996-01-30 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a thin film transistor using a nickel silicide layer to promote crystallization of the amorphous silicon layer
US5492843A (en) * 1993-07-31 1996-02-20 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating semiconductor device and method of processing substrate
US5585291A (en) * 1993-12-02 1996-12-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device containing a crystallization promoting material
US5639698A (en) * 1993-02-15 1997-06-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor, semiconductor device, and method for fabricating the same
US5643826A (en) * 1993-10-29 1997-07-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US5696386A (en) * 1993-02-10 1997-12-09 Semiconductor Energy Laboratory Co. Ltd. Semiconductor device
US5923962A (en) * 1993-10-29 1999-07-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US6465287B1 (en) * 1996-01-27 2002-10-15 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization
US6884698B1 (en) * 1994-02-23 2005-04-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device with crystallization of amorphous silicon
US20060033107A1 (en) * 2004-08-13 2006-02-16 Lee Keun-Soo Thin film transistor and method of fabricating the same
US7205215B2 (en) * 2004-08-20 2007-04-17 Samsung Sdi Co., Ltd. Fabrication method of thin film transistor

Family Cites Families (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3108914A (en) * 1959-06-30 1963-10-29 Fairchild Camera Instr Co Transistor manufacturing process
US3389024A (en) * 1964-05-12 1968-06-18 Licentia Gmbh Method of forming a semiconductor by diffusion through the use of a cobalt salt
US3783049A (en) * 1971-03-31 1974-01-01 Trw Inc Method of platinum diffusion
US3783046A (en) 1971-04-22 1974-01-01 Motorola Inc Method of making a high-speed shallow junction semiconductor device
US3988762A (en) * 1974-05-28 1976-10-26 General Electric Company Minority carrier isolation barriers for semiconductor devices
DE2508802A1 (en) * 1975-02-28 1976-09-09 Siemens Ag METHOD OF DEPOSITING ELEMENTAL SILICON
US4309224A (en) 1978-10-06 1982-01-05 Tokyo Shibaura Denki Kabushiki Kaisha Method for manufacturing a semiconductor device
US4379020A (en) 1980-06-16 1983-04-05 Massachusetts Institute Of Technology Polycrystalline semiconductor processing
JPS5868923A (en) 1981-10-19 1983-04-25 Nippon Telegr & Teleph Corp <Ntt> Manufacture of crystalline thin film
US4534820A (en) * 1981-10-19 1985-08-13 Nippon Telegraph & Telephone Public Corporation Method for manufacturing crystalline film
DE3202484A1 (en) * 1982-01-27 1983-08-04 Bayer Ag, 5090 Leverkusen METALIZED SEMICONDUCTORS AND METHOD FOR THEIR PRODUCTION
JPH0658966B2 (en) 1982-05-17 1994-08-03 キヤノン株式会社 Semiconductor element
JPH0693509B2 (en) 1983-08-26 1994-11-16 シャープ株式会社 Thin film transistor
JPS60105216A (en) 1983-11-11 1985-06-10 Seiko Instr & Electronics Ltd Manufacture of thin film semiconductor device
US4623912A (en) 1984-12-05 1986-11-18 At&T Bell Laboratories Nitrided silicon dioxide layers for semiconductor integrated circuits
DE3685732T2 (en) * 1985-12-20 1993-01-21 Agency Ind Science Techn METHOD FOR PRODUCING A MONOCRISTALLINE THIN LAYER.
JPS63142807A (en) 1986-12-05 1988-06-15 Nec Corp Manufacture of semiconductor device
CA1321121C (en) 1987-03-27 1993-08-10 Hiroyuki Tokunaga Process for producing compound semiconductor and semiconductor device using compound semiconductor obtained by same
US4911781A (en) * 1987-05-05 1990-03-27 The Standard Oil Company VLS Fiber growth process
JPS63318162A (en) 1987-06-19 1988-12-27 Matsushita Electric Ind Co Ltd Manufacture of semiconductor device
EP0307109A1 (en) 1987-08-24 1989-03-15 Canon Kabushiki Kaisha Method for forming semiconductor crystal and semiconductor crystal article obtained by said method
JPS6474754A (en) 1987-09-17 1989-03-20 Ricoh Kk Semiconductor device
JPH01135014A (en) 1987-11-20 1989-05-26 Hitachi Ltd Manufacture of semiconductor device
US4959247A (en) 1987-12-14 1990-09-25 Donnelly Corporation Electrochromic coating and method for making same
JPH01162376A (en) * 1987-12-18 1989-06-26 Fujitsu Ltd Manufacture of semiconductor device
JP2730900B2 (en) 1988-02-15 1998-03-25 三洋電機株式会社 Method for manufacturing semiconductor device
JPH01276616A (en) 1988-04-27 1989-11-07 Seiko Epson Corp Manufacture of semiconductor device
JPH0220059A (en) 1988-07-07 1990-01-23 Ricoh Co Ltd Thin film transistor
JPH02119122A (en) 1988-10-28 1990-05-07 Sony Corp Manufacture of low resistive polycrystalline semiconductor thin film
JPH02140915A (en) 1988-11-22 1990-05-30 Seiko Epson Corp Manufacture of semiconductor device
JPH02143415A (en) * 1988-11-24 1990-06-01 Nippon Sheet Glass Co Ltd Formation of single crystal silicon film
JPH02222546A (en) 1989-02-23 1990-09-05 Nec Corp Manufacture of mos field-effect transistor
JPH02260524A (en) 1989-03-31 1990-10-23 Canon Inc Crystalline semiconductor film and formation thereof
DE69033153T2 (en) 1989-03-31 1999-11-11 Canon Kk Method for producing a semiconductor thin film and semiconductor thin film produced therewith
US5075259A (en) * 1989-08-22 1991-12-24 Motorola, Inc. Method for forming semiconductor contacts by electroless plating
US5278093A (en) 1989-09-23 1994-01-11 Canon Kabushiki Kaisha Method for forming semiconductor thin film
US5358907A (en) * 1990-01-30 1994-10-25 Xerox Corporation Method of electrolessly depositing metals on a silicon substrate by immersing the substrate in hydrofluoric acid containing a buffered metal salt solution
JPH0760807B2 (en) 1990-03-29 1995-06-28 株式会社ジーティシー Method for manufacturing semiconductor thin film
JPH0637317A (en) * 1990-04-11 1994-02-10 General Motors Corp <Gm> Thin-film transistor and its manufacture
JPH0411722A (en) 1990-04-28 1992-01-16 Kyocera Corp Forming method of semiconductor crystallized film
JP3178715B2 (en) 1990-05-17 2001-06-25 セイコーエプソン株式会社 Method for manufacturing thin film semiconductor device
JP3186096B2 (en) 1990-06-14 2001-07-11 アジレント・テクノロジーズ・インク Method for manufacturing photosensitive element array
GB9014723D0 (en) * 1990-07-03 1990-08-22 Marconi Gec Ltd Crystallisation process
US5147826A (en) * 1990-08-06 1992-09-15 The Pennsylvania Research Corporation Low temperature crystallization and pattering of amorphous silicon films
JPH04318973A (en) 1991-04-17 1992-11-10 Seiko Epson Corp Thin film transistor and manufacture thereof
JPH05182923A (en) 1991-05-28 1993-07-23 Semiconductor Energy Lab Co Ltd Laser annealing method
JP3466633B2 (en) 1991-06-12 2003-11-17 ソニー株式会社 Annealing method for polycrystalline semiconductor layer
JP3103159B2 (en) 1991-07-08 2000-10-23 株式会社東芝 Semiconductor device
JPH0567635A (en) 1991-09-09 1993-03-19 Oki Electric Ind Co Ltd Manufacture of semiconductor device
JPH0582442A (en) 1991-09-18 1993-04-02 Sony Corp Manufacture of polycrystalline semiconductor thin film
DE69230988T2 (en) * 1991-09-23 2000-11-30 Koninkl Philips Electronics Nv Method of making an assembly in which a substance is implanted in a body
US5244836A (en) * 1991-12-30 1993-09-14 North American Philips Corporation Method of manufacturing fusible links in semiconductor devices
JP2935446B2 (en) * 1992-02-28 1999-08-16 カシオ計算機株式会社 Semiconductor device
TW226478B (en) * 1992-12-04 1994-07-11 Semiconductor Energy Res Co Ltd Semiconductor device and method for manufacturing the same
US5275851A (en) * 1993-03-03 1994-01-04 The Penn State Research Foundation Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates
KR100203982B1 (en) 1993-03-12 1999-06-15 야마자끼 순페이 Semiconductor device and manufacturing method thereof
JP3193803B2 (en) 1993-03-12 2001-07-30 株式会社半導体エネルギー研究所 Manufacturing method of semiconductor element
US5569936A (en) 1993-03-12 1996-10-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device employing crystallization catalyst
US5501989A (en) 1993-03-22 1996-03-26 Semiconductor Energy Laboratory Co., Ltd. Method of making semiconductor device/circuit having at least partially crystallized semiconductor layer
US5895933A (en) 1993-06-25 1999-04-20 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for its preparation
TW295703B (en) * 1993-06-25 1997-01-11 Handotai Energy Kenkyusho Kk
US5387530A (en) * 1993-06-29 1995-02-07 Digital Equipment Corporation Threshold optimization for soi transistors through use of negative charge in the gate oxide
TW369686B (en) 1993-07-27 1999-09-11 Semiconductor Energy Lab Corp Semiconductor device and process for fabricating the same
JP2975973B2 (en) 1993-08-10 1999-11-10 株式会社半導体エネルギー研究所 Semiconductor device and manufacturing method thereof
JP2762215B2 (en) 1993-08-12 1998-06-04 株式会社半導体エネルギー研究所 Method for manufacturing thin film transistor and semiconductor device
JP3378078B2 (en) * 1994-02-23 2003-02-17 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4011722B2 (en) 1998-04-01 2007-11-21 大成建設株式会社 Hanging stairs

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4523963A (en) * 1983-03-02 1985-06-18 Tokyo Shibaura Denki Kabushiki Kaisha Method of fabricating MOS device on a SOS wafer by stabilizing interface region with silicon and oxygen implant
US5248630A (en) * 1987-07-27 1993-09-28 Nippon Telegraph And Telephone Corporation Thin film silicon semiconductor device and process for producing thereof
US5177578A (en) * 1989-08-31 1993-01-05 Tonen Corporation Polycrystalline silicon thin film and transistor using the same
US5420452A (en) * 1990-02-09 1995-05-30 Minnesota Mining And Manufacturing Company Solid state radiation detector
US5696386A (en) * 1993-02-10 1997-12-09 Semiconductor Energy Laboratory Co. Ltd. Semiconductor device
US5639698A (en) * 1993-02-15 1997-06-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor, semiconductor device, and method for fabricating the same
US5481121A (en) * 1993-05-26 1996-01-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having improved crystal orientation
US5488000A (en) * 1993-06-22 1996-01-30 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating a thin film transistor using a nickel silicide layer to promote crystallization of the amorphous silicon layer
US5492843A (en) * 1993-07-31 1996-02-20 Semiconductor Energy Laboratory Co., Ltd. Method of fabricating semiconductor device and method of processing substrate
US5643826A (en) * 1993-10-29 1997-07-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US5923962A (en) * 1993-10-29 1999-07-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US7998844B2 (en) * 1993-10-29 2011-08-16 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US5585291A (en) * 1993-12-02 1996-12-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device containing a crystallization promoting material
US6884698B1 (en) * 1994-02-23 2005-04-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device with crystallization of amorphous silicon
US7749819B2 (en) * 1994-02-23 2010-07-06 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US6465287B1 (en) * 1996-01-27 2002-10-15 Semiconductor Energy Laboratory Co., Ltd. Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization
US20060033107A1 (en) * 2004-08-13 2006-02-16 Lee Keun-Soo Thin film transistor and method of fabricating the same
US20070141767A1 (en) * 2004-08-13 2007-06-21 Samsung Sdi Co., Ltd. Thin film transistor and method of fabricating the same
US7205215B2 (en) * 2004-08-20 2007-04-17 Samsung Sdi Co., Ltd. Fabrication method of thin film transistor

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100065851A1 (en) * 2007-04-25 2010-03-18 Naoki Makita Semiconductor device, and its manufacturing method
US8575614B2 (en) * 2007-04-25 2013-11-05 Sharp Kabushiki Kaisha Display device
US10373843B2 (en) 2009-08-27 2019-08-06 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US11024516B2 (en) 2009-08-27 2021-06-01 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US11532488B2 (en) 2009-08-27 2022-12-20 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
US11923206B2 (en) 2009-08-27 2024-03-05 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same

Also Published As

Publication number Publication date
EP1158580A3 (en) 2004-07-28
US20020053670A1 (en) 2002-05-09
CN1054943C (en) 2000-07-26
KR100273827B1 (en) 2001-01-15
EP0651431B1 (en) 2002-03-13
CN1110004A (en) 1995-10-11
DE69430097T2 (en) 2002-10-31
CN1143362C (en) 2004-03-24
US5643826A (en) 1997-07-01
US6998639B2 (en) 2006-02-14
KR100297315B1 (en) 2001-11-03
CN1238553A (en) 1999-12-15
EP0651431A3 (en) 1995-06-07
US7998844B2 (en) 2011-08-16
US6335541B1 (en) 2002-01-01
US20090035923A1 (en) 2009-02-05
CN1223459A (en) 1999-07-21
US20060131583A1 (en) 2006-06-22
US6285042B1 (en) 2001-09-04
KR100273831B1 (en) 2001-01-15
EP1158580A2 (en) 2001-11-28
DE69430097D1 (en) 2002-04-18
TW264575B (en) 1995-12-01
EP0651431A2 (en) 1995-05-03
CN1149639C (en) 2004-05-12

Similar Documents

Publication Publication Date Title
US7998844B2 (en) Method for manufacturing a semiconductor device
US5923962A (en) Method for manufacturing a semiconductor device
US5543352A (en) Method for manufacturing a semiconductor device using a catalyst
US5612250A (en) Method for manufacturing a semiconductor device using a catalyst
EP0656644B1 (en) Method of manufacturing a crystallized semiconductor layer and semiconductor devices using it
US5904770A (en) Method of manufacturing a semiconductor device
JP3431041B2 (en) Method for manufacturing semiconductor device
US7767559B2 (en) Process for fabricating semiconductor device
US6589824B2 (en) Process for fabricating semiconductor device
JPH07135174A (en) Semiconductor device
JP3662479B2 (en) Method for manufacturing semiconductor device
KR100273833B1 (en) A semiconductor device
JP3193358B2 (en) Method for manufacturing semiconductor device
JP3630917B2 (en) Method for manufacturing semiconductor device
JP2002110543A (en) Method for manufacturing semiconductor device
JP2000138378A (en) Insulated gate field effect semiconductor device
JP2000114543A (en) Semiconductor device
JP2002057348A (en) Semiconductor device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION