US20120280289A1 - Method of Increasing the Germanium Concentration in a Silicon-Germanium Layer and Semiconductor Device Comprising Same - Google Patents
Method of Increasing the Germanium Concentration in a Silicon-Germanium Layer and Semiconductor Device Comprising Same Download PDFInfo
- Publication number
- US20120280289A1 US20120280289A1 US13/101,659 US201113101659A US2012280289A1 US 20120280289 A1 US20120280289 A1 US 20120280289A1 US 201113101659 A US201113101659 A US 201113101659A US 2012280289 A1 US2012280289 A1 US 2012280289A1
- Authority
- US
- United States
- Prior art keywords
- layer
- germanium
- concentration
- silicon
- silicon germanium
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 title claims abstract description 111
- 238000000034 method Methods 0.000 title claims abstract description 82
- 229910000577 Silicon-germanium Inorganic materials 0.000 title claims abstract description 75
- 229910052732 germanium Inorganic materials 0.000 title claims abstract description 48
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 title claims abstract description 48
- 239000004065 semiconductor Substances 0.000 title abstract description 20
- 230000008569 process Effects 0.000 claims abstract description 41
- 230000003647 oxidation Effects 0.000 claims abstract description 23
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 23
- 239000000758 substrate Substances 0.000 claims abstract description 23
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 53
- 239000000377 silicon dioxide Substances 0.000 claims description 24
- 235000012239 silicon dioxide Nutrition 0.000 claims description 24
- 230000015572 biosynthetic process Effects 0.000 claims description 11
- 238000009413 insulation Methods 0.000 claims description 10
- 238000005137 deposition process Methods 0.000 claims description 7
- 238000005530 etching Methods 0.000 claims description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 57
- 239000000463 material Substances 0.000 description 24
- 239000010703 silicon Substances 0.000 description 18
- 229910052710 silicon Inorganic materials 0.000 description 16
- 229910052751 metal Inorganic materials 0.000 description 10
- 239000002184 metal Substances 0.000 description 10
- 239000003989 dielectric material Substances 0.000 description 8
- 238000002955 isolation Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 230000005669 field effect Effects 0.000 description 6
- 230000000873 masking effect Effects 0.000 description 6
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- 239000002800 charge carrier Substances 0.000 description 3
- 239000007772 electrode material Substances 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052746 lanthanum Inorganic materials 0.000 description 2
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- 229910004129 HfSiO Inorganic materials 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- -1 e.g. Chemical compound 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- PWYYWQHXAPXYMF-UHFFFAOYSA-N strontium(2+) Chemical compound [Sr+2] PWYYWQHXAPXYMF-UHFFFAOYSA-N 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28255—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor belonging to Group IV and not being elemental silicon, e.g. Ge, SiGe, SiGeC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66431—Unipolar field-effect transistors with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66651—Lateral single gate silicon transistors with a single crystalline channel formed on the silicon substrate after insulating device isolation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7781—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with inverted single heterostructure, i.e. with active layer formed on top of wide bandgap layer, e.g. IHEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
Definitions
- the present disclosure generally relates to the manufacturing of sophisticated semiconductor devices, and, more specifically, to a method of increasing the germanium concentration in a silicon germanium layer of a semiconductor device and the resulting device containing such a layer with the increased germanium concentration.
- a field effect transistor typically comprises so-called PN junctions that are formed by an interface of highly doped regions, referred to as drain and source regions, with a slightly doped or non-doped region, such as a channel region, disposed adjacent to the highly doped regions.
- the conductivity of the channel region i.e., the drive current capability of the conductive channel
- a gate electrode formed adjacent to the channel region and separated therefrom by a thin insulating layer.
- the conductivity of the channel region upon formation of a conductive channel due to the application of an appropriate control voltage to the gate electrode, depends upon a variety of factors, such as the dopant concentration, the mobility of the charge carriers and, for a given extension of the channel region in the transistor width direction, on the distance between the source and drain regions, which is also referred to as channel length.
- the conductivity of the channel region substantially affects the performance of MOS transistors.
- the speed of creating the channel which depends on, among other things, the conductivity of the gate electrode, and the channel resistivity substantially determine the transistor characteristics
- the scaling of the channel length, and associated therewith the reduction of channel resistivity and reduction of gate resistivity is a dominant design criterion for accomplishing an increase in the operating speed of the integrated circuits.
- silicon will likely remain the material of choice in the foreseeable future for circuit generations designed for mass products.
- One reason for the importance of silicon in fabricating semiconductor devices has been the superior characteristics of a silicon/silicon dioxide interface that allows reliable electrical insulation of different regions from each other.
- the silicon/silicon dioxide interface is stable at high temperatures and, thus, allows the performance of subsequent high temperature processes, as are required, for example, for anneal cycles to activate dopants and to cure crystal damage without sacrificing the electrical characteristics of the interface.
- silicon dioxide is preferably used as a gate insulation layer that separates the gate electrode, frequently comprised of polysilicon or other metal-containing materials, from the silicon channel region.
- the length of the channel region has been continuously decreased to improve switching speed and drive current capability. Since the transistor performance is controlled by the voltage supplied to the gate electrode to invert the surface of the channel region to a sufficiently high charge density for providing the desired drive current for a given supply voltage, a certain degree of capacitive coupling, provided by the capacitor formed by the gate electrode, the channel region and the silicon dioxide disposed therebetween, has to be maintained.
- the relatively high leakage current caused by direct tunneling of charge carriers through an ultra-thin silicon dioxide gate insulation layer may reach values for an oxide thickness in the range of 1-2 nm that may no longer be compatible with requirements for many types of integrated circuits.
- silicon dioxide or at least a part thereof, as the material for gate insulation layers has been considered.
- Possible alternative dielectrics include so-called high-k materials (k value greater than 10) that exhibit a significantly higher permittivity so that a physically greater thickness of a correspondingly formed gate insulation layer nevertheless provides a capacitive coupling that would be obtained by an extremely thin silicon dioxide layer. It has thus been suggested to replace silicon dioxide with high permittivity materials, such as tantalum oxide (Ta 2 O 5 ) with a k of approximately 25, strontium titanium oxide (SrTiO 3 ), having a k of approximately 150, hafnium oxide (HfO 2 ), HfSiO, zirconium oxide (ZrO 2 ) and the like.
- high permittivity materials such as tantalum oxide (Ta 2 O 5 ) with a k of approximately 25, strontium titanium oxide (SrTiO 3 ), having a k of approximately 150, hafnium oxide (HfO 2 ), HfSiO
- transistor performance may also be increased by providing an appropriate conductive material for the gate electrode to replace the typical polysilicon material, since polysilicon may suffer from charge carrier depletion at the vicinity of the interface to the gate dielectric, thereby reducing the effective capacitance between the channel region and the gate electrode.
- a gate stack has been suggested in which a high-k dielectric material provides enhanced capacitance even at a less critical thickness compared to a silicon dioxide layer, while additionally maintaining leakage currents at an acceptable level.
- metal-containing non-polysilicon material such as titanium nitride and the like, may be formed so as to directly connect to the high-k dielectric material, thereby substantially avoiding the presence of a depletion zone. Therefore, the threshold voltage of the transistors is significantly affected by the work function of the gate material that is in contact with the gate dielectric material, and an appropriate adjustment of the effective work function with respect to the conductivity type of the transistor under consideration has to be guaranteed.
- appropriate metal-containing gate electrode materials such as titanium nitride and the like, may frequently be used in combination with appropriate metal species, such as lanthanum, aluminum and the like, so as to adjust the work function to be appropriate for each type of transistor, i.e., N-channel transistors and P-channel transistors, which may require an additional band gap offset for the P-channel transistor.
- appropriate metal species such as lanthanum, aluminum and the like
- it has also been proposed to appropriately adjust the threshold voltage of transistor devices by providing a specifically designed semiconductor material at the interface between the high-k dielectric material and the channel region of the transistor device, in order to appropriately “adapt” the band gap of the specifically designed semiconductor material to the work function of the metal-containing gate electrode material, thereby obtaining the desired low threshold voltage of the transistor under consideration.
- a corresponding specifically designed semiconductor material such as silicon/germanium and the like, may be provided by an epitaxial growth technique at an early manufacturing stage, which may also present an additional complex process step, which, however, may avoid complex processes in an advanced stage for adjusting the work function and, thus, the threshold voltages in a very advanced process stage.
- FIG. 1 depicts an illustrative prior art device 100 that is generally comprised of a partially formed NFET transistor 100 N and a partially formed PFET transistor 100 P formed in and above a semiconducting substrate 10 .
- the illustrative transistors 100 N, 100 p are separated by an illustrative isolation structure 12 , e.g., a shallow trench isolation structure, formed in the substrate 10 .
- the semiconducting substrate 10 is comprised of silicon.
- the substrate 10 may have a variety of configurations, such the depicted silicon-on-insulator (SOI) structure having a bulk silicon layer 10 A, a buried insulation layer 10 B and an active layer 10 C.
- SOI silicon-on-insulator
- the substrate 10 may also have a simple bulk silicon configuration.
- the transistors 100 N, 100 P are each comprised of a gate structure 20 and source/drain regions 30 .
- the gate structure 20 may include a gate insulation layer 22 , a high-k insulation layer 24 , a gate electrode 26 and sidewall spacers 28 .
- the gate electrode 26 may be made of one or more layers of a variety of conductive materials, such as aluminum (for the NFET transistor 100 N) and lanthanum (for the PFET transistor 100 P).
- the PFET transistor 100 P may have an additional work function layer 25 , such as titanium nitride, that may not be present in the NFET transistor 100 N.
- a layer of semiconductor material 32 e.g., silicon germanium, is selectively formed on the active layer 10 C in the P-active region where the PFET transistor 100 P will be formed to enhance the performance of the PFET transistor 100 P.
- a layer of semiconductor material 32 is not formed for the NFET transistor 100 N.
- one or more etching and masking process may be performed such that only the portions of the active layer 10 C where PFET transistors 100 P will be formed are exposes to the selective deposition process, e.g., a selective epitaxial deposition process.
- the layer of material that make gate electrode structure may not be the same for the PFET and NFET transistors, 100 P, 100 N, respectively. That is, in one example, the PFET transistor 100 P may have additional work function adjusting materials as compared to the materials used for the NFET transistor 100 N. The thickness of the layers of materials may vary as well for the NFET and PFET transistors 100 N, 100 P, even if the same material is employed.
- the threshold voltage of the resulting PFET device tends to increase, which tends to reduce the switching speed of the resulting device.
- Another possible technique for possibly increasing the performance of a PFET transistor is to increase the germanium concentration of in the layer of silicon germanium 32 discussed above.
- current epitaxial silicon deposition techniques and equipment are limited to forming acceptable silicon germanium layers have a germanium concentration ranging from approximately 23-30%.
- the present disclosure is directed to various methods and resulting devices that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- the present disclosure is directed the manufacturing of sophisticated semiconductor devices, and, more specifically, to a method of increasing the germanium concentration in a silicon germanium layer of a semiconductor device and the resulting device containing such a layer with the increased germanium concentration.
- the method comprises forming layer of silicon germanium on a P-active region of a semiconducting substrate wherein the layer of silicon germanium has a first concentration of germanium, and performing an oxidation process on the layer of silicon germanium to increase a concentration of germanium in at least a portion of the layer of silicon germanium to a second concentration that is greater than the first concentration of germanium.
- a further illustrative method disclosed herein comprises forming a layer of silicon germanium on a P-active region of a semiconducting substrate wherein the layer of silicon germanium has a first concentration of germanium, performing an oxidation process on the layer of silicon germanium to form a layer of silicon dioxide on the layer of silicon germanium to increase a concentration of germanium in at least a portion of the layer of silicon germanium to a second concentration that is greater than the said first concentration of germanium, and removing the layer of silicon dioxide.
- FIG. 1 schematically depicts an illustrative prior art semiconductor device that includes illustrative NFET and PFET transistors;
- FIGS. 2A-2I depict one illustrative example of the novel process flow described herein.
- the present disclosure is directed to techniques that may be employed in forming sophisticated gate electrode structures for various integrated circuit devices while reducing or perhaps eliminating across-wafer height differences between NFET and PFET transistors.
- the illustrative process flow described herein may also reduce variations in the threshold voltages of the NFET and PFET transistors.
- the transistors may include a high-k dielectric material (k value greater than 10) and a metal-containing electrode material.
- the present method is applicable to a variety of technologies, e.g., NMOS, PMOS, CMOS, etc., and is readily applicable to a variety of devices, including, but not limited to, logic devices, memory devices, resistors, conductive lines, etc.
- FIGS. 2A-2I further illustrative embodiments will now be described in more detail, wherein reference may also be made to FIG. 1 , if required.
- FIG. 2A depicts an illustrative device 200 that is generally comprised of an N-active region 10 N, where an illustrative NFET transistor will ultimately be formed, and a P-active region 10 P, where an illustrative PFET transistor will ultimately be formed.
- the NFET and PFET transistors will be formed in and above the active layer 10 C of the semiconducting substrate 10 .
- the illustrative active regions 10 N, 10 P are separated by an illustrative isolation structure 12 , e.g., a shallow trench isolation structure, formed in the substrate 10 .
- the semiconducting substrate 10 a silicon-on-insulator (SOI) substrate comprised of bulk silicon 10 A, a buried insulation layer 10 B (commonly referred to as a “BOX” layer 10 B and an active layer 10 C, which may also be a silicon material.
- SOI silicon-on-insulator
- the substrate 10 may be comprised of semiconducting materials other than silicon and/or it may be in another form, such as a bulk silicon configuration.
- the terms substrate or semiconductor substrate should be understood to cover all semiconductor structures.
- the N-active region 10 N and the P-active region 10 P have been defined by the formation of illustrative shallow trench isolation structures 12 in the active layer 10 C of the substrate 10 .
- the substrate 10 itself, and the isolation structures 12 may be formed using traditional techniques.
- the isolation structures 12 may be formed by performing one or more etching and deposition processes, which are well known to those skilled in the art.
- a masking layer 220 is formed over the N-active regions 10 N across the substrate 10 .
- the masking layer 220 may be comprised of a variety of materials, e.g., photoresist.
- the masking layer 220 may be formed by a variety of techniques, e.g., spin-coating, etc.
- the masking layer 20 is a layer of photoresist that is formed using traditional photolithography techniques, e.g., spin-on coating, soft-bake, exposure, hard bake and develop, etc.
- a layer of silicon germanium 222 is formed on the P-active region 10 P.
- a pre-clean process may be performed to remove materials such as native oxides from the surface of the P-active region 10 P.
- the pre-clean process may be performed using, for example, a HF in either a wet or dry etching process.
- the layer of silicon germanium 222 may be formed by a variety of techniques, e.g., by performing an epitaxial growth process in an deposition chamber using current day epitaxial deposition tools and techniques, etc.
- the layer of silicon germanium 222 may have an as-deposited thickness of approximately 20-30 nm, and it may have germanium concentration ranging from approximately 23-30% germanium as originally formed.
- the device 200 is exposed to an oxidizing ambient 224 comprised of, in one illustrative example, pure dry oxygen to form a layer of silicon dioxide 226 on the layer of silicon germanium 222 .
- an oxidizing ambient 224 comprised of, in one illustrative example, pure dry oxygen to form a layer of silicon dioxide 226 on the layer of silicon germanium 222 .
- the duration of the exposure to the oxidizing ambient and conditions of the oxidation process may vary depending upon a variety of factors such as the final desired configuration of the device 200 .
- the oxidation process may be performed in any acceptable process tool, e.g., a furnace, at a temperature ranging from 800-1200° C. for a duration of approximately 30-120 minutes.
- the oxidation process may be performed at a temperature of approximately 1000° C.
- the layer of silicon dioxide may have a thickness ranging from approximately 30-40 nm.
- the oxidation process effectively reduces the amount of silicon in the original layer of silicon germanium 222 because silicon is preferred over germanium in the oxidation process.
- the oxidation process and the formation of the layer of silicon dioxide 226 results in the formation of a layer of silicon germanium 222 C having an increased concentration of germanium as compared to the germanium concentration in the layer of silicon germanium 222 as it was originally formed in the epitaxial deposition process.
- the resulting layer of silicon germanium 222 C may have a concentration ranging from 40-90%.
- the germanium concentration in the resulting layer of silicon germanium 222 C may be on the order of approximately 100%. It should also be noted that, as a result of the formation of the layer of silicon dioxide 226 , some of the original thickness of the original layer of silicon germanium 222 will be reduced.
- the final layer of silicon germanium 222 C may have a thickness ranging from approximately 5-10 nm, depending upon the parameters and duration of the oxidation process.
- the concentration of germanium in the resulting layer of silicon germanium 222 C may not be uniform throughout its thickness. That is, the concentration of germanium in the resulting layer of silicon germanium 222 C may be higher near the upper oxidized surface 222 U than at the bottom surface 222 B of the resulting layer of silicon germanium 222 C.
- the exact distribution of germanium in the resulting layer of silicon germanium 222 C may vary depending upon the particular details of the oxidation process. In one example, the increased concentration of germanium penetrates into the resulting layer of silicon germanium 222 C for at least a distance of 20-60 nm from the oxidized surface 222 U.
- the layer of silicon germanium 222 C has an increased concentration of germanium as compared to the germanium concentration in the original layer of silicon germanium 222 as it was originally formed in the epitaxial deposition process, that such increased concentration may be at any point throughout the thickness of the final layer of silicon germanium 222 C.
- the layer of silicon dioxide 226 may be removed at some later point in processing by performing an etching process.
- the masking layer 220 may also be removed at some point in processing after the layer of silicon germanium 222 C is formed.
- the device 200 may be subjected to additional processing to complete the formation of the desired semiconductor devices.
- a novel PFET transistor 200 P may be formed that is comprised of the final layer of silicon germanium 222 C having the increased germanium concentration as described herein.
- an etching process 230 may be selectively performed on the P-active region 10 P to form a recess 232 in the P-active region 10 P prior to the formation of the original layer of silicon germanium 222 .
- the type of etching process 230 performed, e.g., wet or dry, the etchant(s) used, and the parameters of the etching process 230 may vary depending upon a variety of factors such as the material of the P-active region 10 P and the nature of the device under construction.
- the depth of the recess 232 may be selected such that, when the device is completed, the upper oxidized surface 222 U is approximately level with the surface 10 U of the N-active region 10 N.
- FIG. 2H depicts another embodiment of a novel PFET transistor 200 P comprised of the final layer of silicon germanium 222 C having the increased germanium concentration as described herein, wherein the P-active region 10 P was recessed prior to the formation of the original layer of silicon germanium as described above.
Abstract
Description
- 1. Field of the Invention
- Generally, the present disclosure generally relates to the manufacturing of sophisticated semiconductor devices, and, more specifically, to a method of increasing the germanium concentration in a silicon germanium layer of a semiconductor device and the resulting device containing such a layer with the increased germanium concentration.
- 2. Description of the Related Art
- The fabrication of advanced integrated circuits, such as CPUs, storage devices, ASICs (application specific integrated circuits) and the like, requires a large number of circuit elements to be formed on a given chip area according to a specified circuit layout, wherein field effect transistors represent one important type of circuit element that substantially determines performance of the integrated circuits. Generally, a plurality of process technologies are currently practiced, wherein, for many types of complex circuitry, including field effect transistors, MOS technology is currently one of the most promising approaches due to the superior characteristics in view of operating speed and/or power consumption and/or cost efficiency. During the fabrication of complex integrated circuits using, for instance, MOS technology, millions of transistors, e.g., N-channel transistors (NFETs) and/or P-channel transistors (PFETs), are formed on a substrate including a crystalline semiconductor layer. A field effect transistor, irrespective of whether an N-channel transistor or a P-channel transistor is considered, typically comprises so-called PN junctions that are formed by an interface of highly doped regions, referred to as drain and source regions, with a slightly doped or non-doped region, such as a channel region, disposed adjacent to the highly doped regions.
- In a field effect transistor, the conductivity of the channel region, i.e., the drive current capability of the conductive channel, is controlled by a gate electrode formed adjacent to the channel region and separated therefrom by a thin insulating layer. The conductivity of the channel region, upon formation of a conductive channel due to the application of an appropriate control voltage to the gate electrode, depends upon a variety of factors, such as the dopant concentration, the mobility of the charge carriers and, for a given extension of the channel region in the transistor width direction, on the distance between the source and drain regions, which is also referred to as channel length. Hence, in combination with the capability of rapidly creating a conductive channel below the insulating layer upon application of the control voltage to the gate electrode, the conductivity of the channel region substantially affects the performance of MOS transistors. Thus, as the speed of creating the channel, which depends on, among other things, the conductivity of the gate electrode, and the channel resistivity substantially determine the transistor characteristics, the scaling of the channel length, and associated therewith the reduction of channel resistivity and reduction of gate resistivity, is a dominant design criterion for accomplishing an increase in the operating speed of the integrated circuits.
- Presently, the vast majority of integrated circuits are fabricated on the basis of silicon due to the substantially unlimited availability thereof, the well-understood characteristics of silicon and related materials and processes and the experience gathered over the last 50 years. Therefore, silicon will likely remain the material of choice in the foreseeable future for circuit generations designed for mass products. One reason for the importance of silicon in fabricating semiconductor devices has been the superior characteristics of a silicon/silicon dioxide interface that allows reliable electrical insulation of different regions from each other. The silicon/silicon dioxide interface is stable at high temperatures and, thus, allows the performance of subsequent high temperature processes, as are required, for example, for anneal cycles to activate dopants and to cure crystal damage without sacrificing the electrical characteristics of the interface.
- For the reasons pointed out above, in field effect transistors, silicon dioxide is preferably used as a gate insulation layer that separates the gate electrode, frequently comprised of polysilicon or other metal-containing materials, from the silicon channel region. In steadily improving device performance of field effect transistors, the length of the channel region has been continuously decreased to improve switching speed and drive current capability. Since the transistor performance is controlled by the voltage supplied to the gate electrode to invert the surface of the channel region to a sufficiently high charge density for providing the desired drive current for a given supply voltage, a certain degree of capacitive coupling, provided by the capacitor formed by the gate electrode, the channel region and the silicon dioxide disposed therebetween, has to be maintained. It turns out that decreasing the channel length requires an increased capacitive coupling to avoid the so-called short channel behavior during transistor operation. The short channel behavior may lead to an increased leakage current and to a pronounced dependence of the threshold voltage on the channel length. Aggressively scaled transistor devices with a relatively low supply voltage and thus reduced threshold voltage may suffer from an exponential increase of the leakage current due to the required enhanced capacitive coupling of the gate electrode to the channel region that is accomplished by decreasing the thickness of the silicon dioxide layer. For example, a channel length of approximately 0.08 μm may require a gate dielectric made of silicon dioxide as thin as approximately 1.2 nm. Although, generally, usage of high speed transistor elements having an extremely short channel may be restricted to high-speed signal paths, whereas transistor elements with a longer channel may be used for less critical signal paths, the relatively high leakage current caused by direct tunneling of charge carriers through an ultra-thin silicon dioxide gate insulation layer may reach values for an oxide thickness in the range of 1-2 nm that may no longer be compatible with requirements for many types of integrated circuits.
- Therefore, replacing silicon dioxide, or at least a part thereof, as the material for gate insulation layers has been considered. Possible alternative dielectrics include so-called high-k materials (k value greater than 10) that exhibit a significantly higher permittivity so that a physically greater thickness of a correspondingly formed gate insulation layer nevertheless provides a capacitive coupling that would be obtained by an extremely thin silicon dioxide layer. It has thus been suggested to replace silicon dioxide with high permittivity materials, such as tantalum oxide (Ta2O5) with a k of approximately 25, strontium titanium oxide (SrTiO3), having a k of approximately 150, hafnium oxide (HfO2), HfSiO, zirconium oxide (ZrO2) and the like.
- When advancing to sophisticated gate architecture based on high-k dielectrics, additionally, transistor performance may also be increased by providing an appropriate conductive material for the gate electrode to replace the typical polysilicon material, since polysilicon may suffer from charge carrier depletion at the vicinity of the interface to the gate dielectric, thereby reducing the effective capacitance between the channel region and the gate electrode. Thus, a gate stack has been suggested in which a high-k dielectric material provides enhanced capacitance even at a less critical thickness compared to a silicon dioxide layer, while additionally maintaining leakage currents at an acceptable level. On the other hand, metal-containing non-polysilicon material, such as titanium nitride and the like, may be formed so as to directly connect to the high-k dielectric material, thereby substantially avoiding the presence of a depletion zone. Therefore, the threshold voltage of the transistors is significantly affected by the work function of the gate material that is in contact with the gate dielectric material, and an appropriate adjustment of the effective work function with respect to the conductivity type of the transistor under consideration has to be guaranteed.
- For example, appropriate metal-containing gate electrode materials, such as titanium nitride and the like, may frequently be used in combination with appropriate metal species, such as lanthanum, aluminum and the like, so as to adjust the work function to be appropriate for each type of transistor, i.e., N-channel transistors and P-channel transistors, which may require an additional band gap offset for the P-channel transistor. For this reason, it has also been proposed to appropriately adjust the threshold voltage of transistor devices by providing a specifically designed semiconductor material at the interface between the high-k dielectric material and the channel region of the transistor device, in order to appropriately “adapt” the band gap of the specifically designed semiconductor material to the work function of the metal-containing gate electrode material, thereby obtaining the desired low threshold voltage of the transistor under consideration. Typically, a corresponding specifically designed semiconductor material, such as silicon/germanium and the like, may be provided by an epitaxial growth technique at an early manufacturing stage, which may also present an additional complex process step, which, however, may avoid complex processes in an advanced stage for adjusting the work function and, thus, the threshold voltages in a very advanced process stage.
-
FIG. 1 depicts an illustrativeprior art device 100 that is generally comprised of a partially formedNFET transistor 100N and a partially formedPFET transistor 100P formed in and above asemiconducting substrate 10. Theillustrative transistors 100N, 100 p are separated by anillustrative isolation structure 12, e.g., a shallow trench isolation structure, formed in thesubstrate 10. In one illustrative embodiment, thesemiconducting substrate 10 is comprised of silicon. Thesubstrate 10 may have a variety of configurations, such the depicted silicon-on-insulator (SOI) structure having abulk silicon layer 10A, a buriedinsulation layer 10B and anactive layer 10C. Thesubstrate 10 may also have a simple bulk silicon configuration. - At the stage of manufacture depicted in
FIG. 1 , thetransistors gate structure 20 and source/drain regions 30. Thegate structure 20 may include agate insulation layer 22, a high-k insulation layer 24, agate electrode 26 andsidewall spacers 28. Thegate electrode 26 may be made of one or more layers of a variety of conductive materials, such as aluminum (for theNFET transistor 100N) and lanthanum (for thePFET transistor 100P). In some cases, thePFET transistor 100P may have an additionalwork function layer 25, such as titanium nitride, that may not be present in theNFET transistor 100N. Typically, during the formation of thePFET transistor 100P, a layer ofsemiconductor material 32, e.g., silicon germanium, is selectively formed on theactive layer 10C in the P-active region where thePFET transistor 100P will be formed to enhance the performance of thePFET transistor 100P. Typically, such a layer ofsemiconductor material 32 is not formed for theNFET transistor 100N. Prior to selectively forming the layer ofsemiconductor material 32 for thePFET transistors 100P, one or more etching and masking process may be performed such that only the portions of theactive layer 10C wherePFET transistors 100P will be formed are exposes to the selective deposition process, e.g., a selective epitaxial deposition process. Additionally, although not depicted inFIG. 1 , the layer of material that make gate electrode structure may not be the same for the PFET and NFET transistors, 100P, 100N, respectively. That is, in one example, thePFET transistor 100P may have additional work function adjusting materials as compared to the materials used for theNFET transistor 100N. The thickness of the layers of materials may vary as well for the NFET andPFET transistors - There is a constant demand for integrated circuit devices with increased performance capabilities. As noted above, given that the gate length on modern transistor devices is 30-50 nm, and that further scaling is anticipated in the future, device designers have employed a variety of techniques in an effort to improve device performance, e.g., the use of high-k dielectrics, the use metal gate electrode structures, the incorporation of work function metals in the gate electrode structure and the use of channel stress engineering techniques on transistors (create a tensile stress in the channel region for NFET transistors and create a compressive stress in the channel region for PFET transistors). As it relates to the use of work function metals in the gate electrode structure of a PFET transistor, in general, the less the amount of the work function metal, the greater the performance, e.g., switching speed, of the resulting device. However, by decreasing the amount of the work function material, the threshold voltage of the resulting PFET device tends to increase, which tends to reduce the switching speed of the resulting device. Another possible technique for possibly increasing the performance of a PFET transistor, is to increase the germanium concentration of in the layer of
silicon germanium 32 discussed above. However, based upon the experience of the inventors, current epitaxial silicon deposition techniques and equipment are limited to forming acceptable silicon germanium layers have a germanium concentration ranging from approximately 23-30%. Efforts to increase the germanium concentration in the resulting layer of silicon germanium using current epitaxial silicon deposition techniques and equipment results in layers that exhibit crystalline defects, e.g., stacking faults, that render such defective silicon germanium layers ineffective for use in modern semiconductor devices. - The present disclosure is directed to various methods and resulting devices that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- Generally, the present disclosure is directed the manufacturing of sophisticated semiconductor devices, and, more specifically, to a method of increasing the germanium concentration in a silicon germanium layer of a semiconductor device and the resulting device containing such a layer with the increased germanium concentration. In one example, the method comprises forming layer of silicon germanium on a P-active region of a semiconducting substrate wherein the layer of silicon germanium has a first concentration of germanium, and performing an oxidation process on the layer of silicon germanium to increase a concentration of germanium in at least a portion of the layer of silicon germanium to a second concentration that is greater than the first concentration of germanium.
- A further illustrative method disclosed herein comprises forming a layer of silicon germanium on a P-active region of a semiconducting substrate wherein the layer of silicon germanium has a first concentration of germanium, performing an oxidation process on the layer of silicon germanium to form a layer of silicon dioxide on the layer of silicon germanium to increase a concentration of germanium in at least a portion of the layer of silicon germanium to a second concentration that is greater than the said first concentration of germanium, and removing the layer of silicon dioxide.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIG. 1 schematically depicts an illustrative prior art semiconductor device that includes illustrative NFET and PFET transistors; and -
FIGS. 2A-2I depict one illustrative example of the novel process flow described herein. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- The present disclosure is directed to techniques that may be employed in forming sophisticated gate electrode structures for various integrated circuit devices while reducing or perhaps eliminating across-wafer height differences between NFET and PFET transistors. The illustrative process flow described herein may also reduce variations in the threshold voltages of the NFET and PFET transistors. In some cases, the transistors may include a high-k dielectric material (k value greater than 10) and a metal-containing electrode material. As will be readily apparent to those skilled in the art upon a complete reading of the present application, the present method is applicable to a variety of technologies, e.g., NMOS, PMOS, CMOS, etc., and is readily applicable to a variety of devices, including, but not limited to, logic devices, memory devices, resistors, conductive lines, etc. With reference to
FIGS. 2A-2I , further illustrative embodiments will now be described in more detail, wherein reference may also be made toFIG. 1 , if required. -
FIG. 2A depicts anillustrative device 200 that is generally comprised of an N-active region 10N, where an illustrative NFET transistor will ultimately be formed, and a P-active region 10P, where an illustrative PFET transistor will ultimately be formed. The NFET and PFET transistors will be formed in and above theactive layer 10C of thesemiconducting substrate 10. The illustrativeactive regions illustrative isolation structure 12, e.g., a shallow trench isolation structure, formed in thesubstrate 10. In one illustrative embodiment, the semiconducting substrate 10 a silicon-on-insulator (SOI) substrate comprised ofbulk silicon 10A, a buriedinsulation layer 10B (commonly referred to as a “BOX”layer 10B and anactive layer 10C, which may also be a silicon material. Of course, the present invention is equally applicable to other configurations of thesubstrate 10. For example, thesubstrate 10 may be comprised of semiconducting materials other than silicon and/or it may be in another form, such as a bulk silicon configuration. Thus, the terms substrate or semiconductor substrate should be understood to cover all semiconductor structures. - At the stage of manufacture depicted in
FIG. 2A , the N-active region 10N and the P-active region 10P have been defined by the formation of illustrative shallowtrench isolation structures 12 in theactive layer 10C of thesubstrate 10. Thesubstrate 10 itself, and theisolation structures 12 may be formed using traditional techniques. For example, theisolation structures 12 may be formed by performing one or more etching and deposition processes, which are well known to those skilled in the art. - Next, as shown in
FIG. 2B , amasking layer 220 is formed over the N-active regions 10N across thesubstrate 10. Themasking layer 220 may be comprised of a variety of materials, e.g., photoresist. Themasking layer 220 may be formed by a variety of techniques, e.g., spin-coating, etc. In one illustrative embodiment, themasking layer 20 is a layer of photoresist that is formed using traditional photolithography techniques, e.g., spin-on coating, soft-bake, exposure, hard bake and develop, etc. - Next, as shown in
FIG. 2C a layer ofsilicon germanium 222 is formed on the P-active region 10P. Prior to forming the layer ofsilicon germanium 222, a pre-clean process may be performed to remove materials such as native oxides from the surface of the P-active region 10P. The pre-clean process may be performed using, for example, a HF in either a wet or dry etching process. The layer ofsilicon germanium 222 may be formed by a variety of techniques, e.g., by performing an epitaxial growth process in an deposition chamber using current day epitaxial deposition tools and techniques, etc. In one illustrative embodiment, the layer ofsilicon germanium 222 may have an as-deposited thickness of approximately 20-30 nm, and it may have germanium concentration ranging from approximately 23-30% germanium as originally formed. - Next, as shown in
FIG. 2D , thedevice 200 is exposed to an oxidizing ambient 224 comprised of, in one illustrative example, pure dry oxygen to form a layer ofsilicon dioxide 226 on the layer ofsilicon germanium 222. The duration of the exposure to the oxidizing ambient and conditions of the oxidation process may vary depending upon a variety of factors such as the final desired configuration of thedevice 200. In one illustrative example, the oxidation process may be performed in any acceptable process tool, e.g., a furnace, at a temperature ranging from 800-1200° C. for a duration of approximately 30-120 minutes. In one particularly illustrative example, the oxidation process may be performed at a temperature of approximately 1000° C. for a duration of approximately 60 minutes. In one illustrative example, the layer of silicon dioxide may have a thickness ranging from approximately 30-40 nm. The oxidation process effectively reduces the amount of silicon in the original layer ofsilicon germanium 222 because silicon is preferred over germanium in the oxidation process. The oxidation process and the formation of the layer ofsilicon dioxide 226 results in the formation of a layer ofsilicon germanium 222C having an increased concentration of germanium as compared to the germanium concentration in the layer ofsilicon germanium 222 as it was originally formed in the epitaxial deposition process. For example, whereas the original layer ofsilicon germanium 222 may have had a germanium concentration of approximately 23-30%, after the oxidation process, the resulting layer ofsilicon germanium 222C may have a concentration ranging from 40-90%. Theoretically, using the techniques disclosed herein, the germanium concentration in the resulting layer ofsilicon germanium 222C may be on the order of approximately 100%. It should also be noted that, as a result of the formation of the layer ofsilicon dioxide 226, some of the original thickness of the original layer ofsilicon germanium 222 will be reduced. In one illustrative example, where the original layer ofsilicon germanium 222 has a thickness of approximately 20-30 nm, the final layer ofsilicon germanium 222C may have a thickness ranging from approximately 5-10 nm, depending upon the parameters and duration of the oxidation process. - Additionally, the concentration of germanium in the resulting layer of
silicon germanium 222C may not be uniform throughout its thickness. That is, the concentration of germanium in the resulting layer ofsilicon germanium 222C may be higher near the upper oxidizedsurface 222U than at thebottom surface 222B of the resulting layer ofsilicon germanium 222C. The exact distribution of germanium in the resulting layer ofsilicon germanium 222C may vary depending upon the particular details of the oxidation process. In one example, the increased concentration of germanium penetrates into the resulting layer ofsilicon germanium 222C for at least a distance of 20-60 nm from the oxidizedsurface 222U. However, it should be understood that when it is stated that the layer ofsilicon germanium 222C has an increased concentration of germanium as compared to the germanium concentration in the original layer ofsilicon germanium 222 as it was originally formed in the epitaxial deposition process, that such increased concentration may be at any point throughout the thickness of the final layer ofsilicon germanium 222C. - Thereafter, as shown in
FIG. 2E , the layer ofsilicon dioxide 226 may be removed at some later point in processing by performing an etching process. Themasking layer 220 may also be removed at some point in processing after the layer ofsilicon germanium 222C is formed. At the point depicted inFIG. 2E , thedevice 200 may be subjected to additional processing to complete the formation of the desired semiconductor devices. For example, as shown inFIG. 2F , anovel PFET transistor 200P may be formed that is comprised of the final layer ofsilicon germanium 222C having the increased germanium concentration as described herein. - In another illustrative embodiment, as shown in
FIG. 2G , anetching process 230 may be selectively performed on the P-active region 10P to form arecess 232 in the P-active region 10P prior to the formation of the original layer ofsilicon germanium 222. The type ofetching process 230 performed, e.g., wet or dry, the etchant(s) used, and the parameters of theetching process 230 may vary depending upon a variety of factors such as the material of the P-active region 10P and the nature of the device under construction. The depth of therecess 232 may be selected such that, when the device is completed, the upper oxidizedsurface 222U is approximately level with thesurface 10U of the N-active region 10N. Thereafter, as shown inFIG. 2H , the layer ofsilicon germanium 222C with increased germanium concentration is formed in and above therecess 232 using the techniques previously described. That is, an oxidation process is performed to form thesilicon dioxide layer 226 to thereby result in the layer ofsilicon germanium 222C having a higher concentration of germanium than the originally formed layer of silicon germanium (which is not shown inFIG. 2H ).FIG. 2I depicts another embodiment of anovel PFET transistor 200P comprised of the final layer ofsilicon germanium 222C having the increased germanium concentration as described herein, wherein the P-active region 10P was recessed prior to the formation of the original layer of silicon germanium as described above. - The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/101,659 US8574981B2 (en) | 2011-05-05 | 2011-05-05 | Method of increasing the germanium concentration in a silicon-germanium layer and semiconductor device comprising same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/101,659 US8574981B2 (en) | 2011-05-05 | 2011-05-05 | Method of increasing the germanium concentration in a silicon-germanium layer and semiconductor device comprising same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120280289A1 true US20120280289A1 (en) | 2012-11-08 |
US8574981B2 US8574981B2 (en) | 2013-11-05 |
Family
ID=47089669
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/101,659 Active 2031-05-18 US8574981B2 (en) | 2011-05-05 | 2011-05-05 | Method of increasing the germanium concentration in a silicon-germanium layer and semiconductor device comprising same |
Country Status (1)
Country | Link |
---|---|
US (1) | US8574981B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100221883A1 (en) * | 2009-02-27 | 2010-09-02 | Stephan Kronholz | Adjusting of a non-silicon fraction in a semiconductor alloy during transistor fabrication by an intermediate oxidation process |
US8951850B1 (en) | 2013-08-21 | 2015-02-10 | International Business Machines Corporation | FinFET formed over dielectric |
US9177803B2 (en) * | 2013-03-14 | 2015-11-03 | Globalfoundries Inc. | HK/MG process flows for P-type semiconductor devices |
US9276013B1 (en) | 2015-01-21 | 2016-03-01 | International Business Machines Corporation | Integrated formation of Si and SiGe fins |
US9985030B2 (en) | 2014-04-07 | 2018-05-29 | International Business Machines Corporation | FinFET semiconductor device having integrated SiGe fin |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9018065B2 (en) * | 2012-05-08 | 2015-04-28 | Globalfoundries Inc. | Horizontal epitaxy furnace for channel SiGe formation |
KR102219678B1 (en) | 2014-08-12 | 2021-02-25 | 삼성전자주식회사 | Semiconductor device and method for manufacturing the same |
US9373638B1 (en) * | 2015-01-15 | 2016-06-21 | International Business Machines Corporation | Complementary metal-oxide silicon having silicon and silicon germanium channels |
US9406529B1 (en) | 2015-03-05 | 2016-08-02 | International Business Machines Corporation | Formation of FinFET junction |
US9754941B2 (en) | 2015-06-03 | 2017-09-05 | Globalfoundries Inc. | Method and structure to form tensile strained SiGe fins and compressive strained SiGe fins on a same substrate |
US10892368B2 (en) | 2019-05-08 | 2021-01-12 | International Business Machines Corporation | Nanosheet transistor having abrupt junctions between the channel nanosheets and the source/drain extension regions |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6917096B2 (en) * | 1998-12-24 | 2005-07-12 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing substrate |
WO2005088721A1 (en) * | 2004-03-10 | 2005-09-22 | Agere Systems Inc. | A bipolar junction transistor having a high germanium concentration in a silicon-germanium layer and a method for forming the bipolar junction transistor |
US20050260809A1 (en) * | 2002-07-29 | 2005-11-24 | Tsutomu Tezuka | Semiconductor device manufacturing method |
US20080001171A1 (en) * | 2006-06-30 | 2008-01-03 | Tsutomu Tezuka | Field effect transistor, integrated circuit element, and method for manufacturing the same |
US20080079086A1 (en) * | 2006-08-10 | 2008-04-03 | Hyung-Suk Jung | Semiconductor device and method of manufacturing the same |
US20090294801A1 (en) * | 2008-05-29 | 2009-12-03 | International Business Machines Corporation | METHODS OF INTEGRATING REVERSE eSiGe ON NFET AND SiGe CHANNEL ON PFET, AND RELATED STRUCTURE |
US20110024804A1 (en) * | 2009-07-28 | 2011-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming high germanium concentration sige stressor |
-
2011
- 2011-05-05 US US13/101,659 patent/US8574981B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6917096B2 (en) * | 1998-12-24 | 2005-07-12 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing substrate |
US20050260809A1 (en) * | 2002-07-29 | 2005-11-24 | Tsutomu Tezuka | Semiconductor device manufacturing method |
WO2005088721A1 (en) * | 2004-03-10 | 2005-09-22 | Agere Systems Inc. | A bipolar junction transistor having a high germanium concentration in a silicon-germanium layer and a method for forming the bipolar junction transistor |
US20080001171A1 (en) * | 2006-06-30 | 2008-01-03 | Tsutomu Tezuka | Field effect transistor, integrated circuit element, and method for manufacturing the same |
US20080079086A1 (en) * | 2006-08-10 | 2008-04-03 | Hyung-Suk Jung | Semiconductor device and method of manufacturing the same |
US20090294801A1 (en) * | 2008-05-29 | 2009-12-03 | International Business Machines Corporation | METHODS OF INTEGRATING REVERSE eSiGe ON NFET AND SiGe CHANNEL ON PFET, AND RELATED STRUCTURE |
US20110024804A1 (en) * | 2009-07-28 | 2011-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming high germanium concentration sige stressor |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100221883A1 (en) * | 2009-02-27 | 2010-09-02 | Stephan Kronholz | Adjusting of a non-silicon fraction in a semiconductor alloy during transistor fabrication by an intermediate oxidation process |
US8735253B2 (en) * | 2009-02-27 | 2014-05-27 | Globalfoundries Inc. | Adjusting of a non-silicon fraction in a semiconductor alloy during transistor fabrication by an intermediate oxidation process |
US9177803B2 (en) * | 2013-03-14 | 2015-11-03 | Globalfoundries Inc. | HK/MG process flows for P-type semiconductor devices |
US8951850B1 (en) | 2013-08-21 | 2015-02-10 | International Business Machines Corporation | FinFET formed over dielectric |
US9041094B2 (en) | 2013-08-21 | 2015-05-26 | International Business Machines Corporation | Finfet formed over dielectric |
US9985030B2 (en) | 2014-04-07 | 2018-05-29 | International Business Machines Corporation | FinFET semiconductor device having integrated SiGe fin |
US9276013B1 (en) | 2015-01-21 | 2016-03-01 | International Business Machines Corporation | Integrated formation of Si and SiGe fins |
Also Published As
Publication number | Publication date |
---|---|
US8574981B2 (en) | 2013-11-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8574981B2 (en) | Method of increasing the germanium concentration in a silicon-germanium layer and semiconductor device comprising same | |
US8440559B2 (en) | Work function adjustment in high-K metal gate electrode structures by selectively removing a barrier layer | |
US8367495B2 (en) | Method for forming CMOS transistors having metal-containing gate electrodes formed on a high-K gate dielectric material | |
US8445344B2 (en) | Uniform high-k metal gate stacks by adjusting threshold voltage for sophisticated transistors by diffusing a metal species prior to gate patterning | |
US8198192B2 (en) | Adjusting threshold voltage for sophisticated transistors by diffusing a gate dielectric cap layer material prior to gate dielectric stabilization | |
US8674416B2 (en) | Semiconductor device with reduced threshold variability having a threshold adjusting semiconductor alloy in the device active region | |
US8653605B2 (en) | Work function adjustment in a high-K gate electrode structure after transistor fabrication by using lanthanum | |
SG178409A1 (en) | Work function adjustment in high-k gates stacks including gate dielectrics of different thickness | |
US8748281B2 (en) | Enhanced confinement of sensitive materials of a high-K metal gate electrode structure | |
US8293596B2 (en) | Formation of a channel semiconductor alloy by depositing a hard mask for the selective epitaxial growth | |
US8486786B2 (en) | Enhancing uniformity of a channel semiconductor alloy by forming STI structures after the growth process | |
US20130307090A1 (en) | Adjusting of strain caused in a transistor channel by semiconductor material provided for the threshold adjustment | |
US7994037B2 (en) | Gate dielectrics of different thickness in PMOS and NMOS transistors | |
US8828816B2 (en) | PMOS threshold voltage control by germanium implantation | |
US20130277766A1 (en) | Multiple high-k metal gate stacks in a field effect transistor | |
US8173501B2 (en) | Reduced STI topography in high-K metal gate transistors by using a mask after channel semiconductor alloy deposition | |
US8703551B2 (en) | Process flow to reduce hole defects in P-active regions and to reduce across-wafer threshold voltage scatter | |
US20100221906A1 (en) | Enhancing integrity of a high-k gate stack by confining a metal cap layer after deposition | |
US8283225B2 (en) | Enhancing selectivity during formation of a channel semiconductor alloy by a wet oxidation process | |
US8987104B2 (en) | Method of forming spacers that provide enhanced protection for gate electrode structures | |
US8872285B2 (en) | Metal gate structure for semiconductor devices | |
US8508001B2 (en) | Semiconductor device with work function adjusting layer having varied thickness in a gate width direction and methods of making same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FLACHWOSKY, STEFAN;SCHEIPER, THILO;JAVORKA, PETER;AND OTHERS;SIGNING DATES FROM 20110425 TO 20110502;REEL/FRAME:026232/0086 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |