US20150287673A1 - Semiconductor package - Google Patents
Semiconductor package Download PDFInfo
- Publication number
- US20150287673A1 US20150287673A1 US14/731,774 US201514731774A US2015287673A1 US 20150287673 A1 US20150287673 A1 US 20150287673A1 US 201514731774 A US201514731774 A US 201514731774A US 2015287673 A1 US2015287673 A1 US 2015287673A1
- Authority
- US
- United States
- Prior art keywords
- trace
- molding compound
- compound layer
- chip
- semiconductor package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/494—Connecting portions
- H01L2224/4943—Connecting portions the connecting portions being staggered
- H01L2224/49433—Connecting portions the connecting portions being staggered outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the invention relates in general to a semiconductor package, and more particularly to a semiconductor package with enhanced routing design flexibility.
- the semiconductor package 10 includes a chip 12 , a lead frame 14 , a plurality of wires 16 , a chip base 18 , a chip supporting studs 20 and an adhesive 24 .
- the lead frame 14 located on the peripheral of the semiconductor package 10 is exposed from the bottom surface of the semiconductor package 10 to be used as an I/O contact of the semiconductor package 10 .
- the chip 12 is disposed on the chip base 18 .
- the chip base supporting stud 20 supports the chip base 18 to enhance the structural strength of the semiconductor package 10 .
- the wires 16 extended around the semiconductor package 10 , are too long and exposed to the risk of short-circuiting.
- the lead frame 14 being used as an I/O contact, can only be disposed on the peripheral of the semiconductor package 10 , hence limiting the number of the I/O contacts of the semiconductor package 10 . Consequently, increasing the number of I/O contacts substantially increases the size of the semiconductor package.
- the lead frame 14 being used as an I/O contact is exposed in the air, and is susceptible to the erosion by the environment.
- the invention is directed to a semiconductor package and a method for manufacturing the semiconductor package and a trace substrate and a method for manufacturing the trace substrate.
- the semiconductor package includes a plurality of trace pads, a plurality of wires, a plurality of conductive studs and a molding compound.
- the trace pads can be disposed near the chip, so that the wire connects the chip and the trace pad via a shortest distance to reduce the risk of wire-crossing and short-circuiting.
- the trace pads of the semiconductor package are not limited to be disposed on the peripheral of the semiconductor package, so the number of the I/O contacts of the semiconductor package can be greatly increased.
- the trace pads and the conductive studs are protected inside the molding compound, and will not be eroded easily.
- a semiconductor package includes a trace substrate, a chip, a plurality of wires and a chip molding compound.
- the trace substrate includes a plurality of traces, a plurality of conductive studs, a plurality of traces pads and a trace molding compound.
- the trace pads are disposed on the trace.
- the conductive studs correspondingly are formed on the traces, the trace pads and their corresponding conductive studs are separated by a distance and arranged along an extending direction of the trace.
- the trace molding compound encapsulates the conductive studs and the trace, and exposes a conductive stud surface of each conductive stud and a trace surface of each trace.
- the chip is disposed on the surface of the trace substrate which exposes the trace upper surface.
- the wires electrically connect the chip and the trace pads.
- the chip molding compound is disposed on the trace substrate.
- the chip molding compound encapsulates the chip and the wire.
- a trace substrate is provided.
- the trace substrate is for disposing a chip.
- the trace substrate includes a plurality of traces, a plurality of conductive studs, a plurality of traces pads and a trace molding compound.
- the conductive studs correspondingly are formed on the traces.
- the trace pads are correspondingly disposed on the traces, wherein the trace pads and their corresponding conductive studs are separated by a distance along an extending direction of the traces.
- the trace molding compound encapsulates the conductive studs and the traces, and exposes a conductive stud surface of each conductive stud and a trace surface of each trace.
- a method for manufacturing semiconductor package includes the following steps.
- a carrier is provided.
- a plurality of traces is formed on a lower surface of the carrier.
- a plurality of traces pads is formed on the traces.
- a plurality of conductive studs is formed on the trace, wherein the trace pads and their corresponding conductive studs are separated by a distance along an extending direction of the trace.
- the conductive studs and the traces are encapsulated by a trace molding compound.
- the bottom surface of the trace molding compound is grinded to expose a conductive stud surface of each conductive stud.
- the carrier is removed to expose a trace surface of each trace so that conductive studs, the trace and the trace molding compound together form a trace substrate.
- a chip is disposed on the surface of the trace substrate which exposes the trace upper surface.
- the chip and the trace upper surface are electrically connected by a plurality of wires.
- a chip molding compound is formed on the trace substrate, wherein the chip molding compound encapsulates the chip and the wire.
- a method for manufacturing trace substrate includes the following steps.
- a carrier is provided.
- a plurality of traces is formed on a lower surface of the carrier.
- a plurality of conductive studs is formed on the traces.
- a plurality of traces pads is formed on the trace, wherein the trace pads and their corresponding conductive studs are separated by a distance along an extending direction of the trace.
- the conductive studs and the trace are encapsulated by a trace molding compound.
- the bottom surface of the trace molding compound is grinded to expose a conductive stud surface of each conductive stud.
- the carrier is removed to expose a trace surface of each trace.
- FIG. 1 shows a generally known semiconductor package
- FIG. 2A shows a semiconductor package according to a first embodiment of the invention
- FIG. 2B shows a semiconductor package according to another embodiment of the invention.
- FIGS. 3A-3J show processes for manufacturing the semiconductor package of FIG. 2A ;
- FIG. 4 shows a method flowchart for manufacturing semiconductor package according to a first embodiment of the invention
- FIG. 5 shows a semiconductor package according to a second embodiment of the invention
- FIGS. 6A-6C show processes for manufacturing the semiconductor package of FIG. 5 ;
- FIG. 7 shows a method flowchart for manufacturing semiconductor package according to a second embodiment of the invention.
- FIG. 8 shows a semiconductor package according to a third embodiment of the invention.
- FIG. 9 shows a method flowchart for manufacturing semiconductor package according to a third embodiment of the invention.
- FIG. 10 shows a semiconductor package of the third embodiment with a chip base supporting stud
- FIG. 11 shows a semiconductor package according to a fourth embodiment of the invention.
- FIG. 12 shows a method flowchart for manufacturing semiconductor package according to a fourth embodiment of the invention.
- FIG. 13 shows a semiconductor package of the present embodiment of the invention with a plurality of trace supporting studs
- FIG. 14 shows a semiconductor package according to a fifth embodiment of the invention.
- FIG. 15 shows a method flowchart for manufacturing semiconductor package according to a fifth embodiment of the invention.
- FIG. 16 shows a semiconductor package of the present embodiment of the invention with an insulation layer being formed during the manufacturing process
- FIG. 17 shows a semiconductor package according to a sixth embodiment the invention.
- FIG. 18 shows a method flowchart for manufacturing semiconductor package according to a sixth embodiment of the invention.
- FIG. 19 shows a semiconductor package according to a seventh embodiment of the invention.
- FIG. 20 shows a method flowchart for manufacturing semiconductor package according to a seventh embodiment of the invention.
- FIG. 21 shows a semiconductor package according to another embodiment of the invention.
- FIG. 22 shows a bottom view of the semiconductor package of FIG. 2A ;
- FIG. 23 shows a bottom view of a semiconductor package according to an eighth embodiment of the invention.
- FIG. 24 shows a semiconductor package according to a ninth embodiment of the invention.
- FIG. 25 shows a semiconductor package according to a tenth embodiment of the invention.
- the semiconductor package 200 includes a trace substrate 202 , a chip 204 , a plurality of wires 206 , preferably gold wire, a chip molding compound 208 , preferably molding compound and an adhesive 236 , preferably polymer epoxy.
- the trace substrate 202 includes a plurality of traces 210 , preferably copper traces, a plurality of trace pads 248 , preferably copper pads with gold finishing, a plurality of conductive studs 216 , preferably copper studs, and a trace molding compound 218 , preferably molding compound.
- Each trace 210 has a trace lower surface 212 and a trace upper surface 214 opposite to each other.
- the trace pads 248 are formed on the trace upper surface 214
- the conductive studs 216 are formed on the trace lower surfaces 212 .
- the trace molding compound 218 encapsulates the conductive studs 216 and the traces 210 , and exposes a conductive stud lower surface 234 of each conductive stud 216 and the trace upper surface 214 .
- the conductive stud lower surface 234 and the trace upper surface 214 are facing opposite directions.
- the traces 210 , the trace pads 248 and the conductive studs 216 are made from copper and preferably formed by electroplating.
- the trace upper surface 214 , the trace pads 248 and the conductive stud lower surface 234 are further coated with electroless nickel/electroless palladium/immersion gold (ENEPIG) for surface protection and enhancing its bondability with another component.
- ENEPIG electroless nickel/electroless palladium/immersion gold
- the trace pads 248 are not overlapping to the conductive studs 216 . That is, the trace pads 248 and the conductive studs 216 that are disposed on the same trace 210 are separated by a distance along an extending direction (the horizontal direction illustrated in FIG. 2A ) of the traces 210 .
- the trace pads 248 are disposed near the chip 204 , so that the wire 206 connects the chip 204 and the trace pads 248 via a shortest distance to avoid the wires 206 crossing and short-circuited. Furthermore, shorter wire length reduces cost of manufacturing.
- the trace pads 248 of the semiconductor package 200 are no more limited to be disposed on the peripheral of the semiconductor package 200 , and preferably, be disposed near the chip 204 .
- the conductive studs are also disposed within the trace substrate 202 .
- the number of the I/O contacts of the semiconductor package 200 can be greatly increased.
- the trace pads 248 and the conductive studs 216 are protected inside the molding compound 208 , and will not be eroded easily.
- the traces 210 and the conductive studs 216 are formed by electroplating, and in comparison to the generally known etched lead frame, the traces 210 and the conductive studs 216 can achieve smaller feature sizes and be disposed closer to one another within the trace substrate.
- the semiconductor package 200 of the present embodiment of the invention is conformed to the trend of lightweight, compactness and slimness.
- the distance from the conductive studs 216 to the lateral side 222 of the trace molding compound 218 is smaller than the distance from the trace pads 248 to the lateral side 222 so as to form a fan-out semiconductor package.
- the semiconductor package of the invention can also be a fan-in semiconductor package.
- FIG. 2B a semiconductor package according to another embodiment of the invention is shown.
- the semiconductor package 240 is a fan-in the semiconductor package, and the distance from the conductive studs 216 to the lateral side 222 of the trace molding compound 218 is larger than the distance from the trace pads 248 to the lateral side 222 of the trace molding compound 218 .
- the distance from the conductive studs 216 to the lateral side 222 of the trace molding compound 218 is larger than the distance from the trace pads 248 to the lateral side 222 of the trace molding compound 218 so as to form a fan-in structure.
- the chip 204 is fixed on the trace substrate 202 with an adhesive 236 .
- the adhesive 236 can be a conductive or an insulating material.
- the adhesive 236 is preferably made from an insulating material.
- the wire 206 electrically connects 204 and the trace pads 248 .
- the trace molding compound 218 has a first insulative surface 218 s 1 and a second insulative surface 218 s 2 opposite to the first insulative surface 218 s 1 .
- the chip molding compound 208 has a first surface 208 s 1 and a second surface 208 s 2 opposite to the first surface 208 s 1 .
- the second surface 208 s 2 of the chip molding compound 208 adjoins on the first insulative surface 218 s 1 of the trace molding compound 218 to form an interface 218 i between the second surface 208 s 2 of the chip molding compound 208 and the first insulative surface 218 s 1 of the trace molding compound 218 .
- the traces 210 encapsulate the chip 204 , the adhesive 236 and the wire 206 .
- FIGS. 3A-3J and FIG. 4 show processes for manufacturing the semiconductor package of FIG. 2A .
- FIG. 4 shows a method flowchart for manufacturing semiconductor package according to a first embodiment of the invention.
- the method begins at step S 402 as indicated in FIG. 3A , a carrier 228 is provided.
- a plurality of traces 210 and a plurality of trace pads 248 are formed on a carrier lower surface 230 of the carrier 228 preferably by electroplating.
- Each trace 210 has a trace lower surface 212 and a trace upper surface 214 which are opposite to each other, wherein the trace pads 248 are formed on the trace upper surface 214 .
- step S 406 a plurality of conductive studs 216 is formed on the trace lower surface 212 preferably by electroplating.
- step S 408 the conductive studs 216 and the traces 210 are encapsulated by the trace molding compound 218 .
- step S 410 the bottom surface 232 (illustrated in FIG. 3D ) of the trace molding compound 218 is preferably grinded to expose the lower surface 234 of each conductive stud.
- step S 412 the carrier 228 of FIG. 3E is removed preferably by etching to expose the trace upper surface 214 and the trace pads 248 , so that the conductive studs 216 , the traces 210 and the trace molding compound 218 together form a trace substrate 202 .
- step S 414 as indicated in FIG. 3G , an adhesive 236 fixes the chip 204 on the surface of the trace substrate 202 which exposes the trace upper surface 214 .
- step S 416 the chip 204 and the trace pads 248 are electrically connected by a plurality of wires 206 .
- step S 418 the chip molding compound 208 is formed on the trace molding compound 218 , wherein the chip molding compound 208 , preferably by molding process, encapsulates the chip 204 , the adhesive 236 and the wire 206 .
- step S 420 as indicated in FIG. 3J , the chip molding compound 208 and the trace substrate 202 are divided along a cutting path P, preferably by dicing, to form a plurality of semiconductor packages 240 .
- the semiconductor package 300 of the second embodiment differs with the semiconductor package 200 of the first embodiment in that the semiconductor package 300 includes a chip base 302 , preferably formed from copper.
- FIGS. 6A-6C show processes for manufacturing the semiconductor package of FIG. 5 .
- FIG. 7 shows a method flowchart for manufacturing semiconductor package according to a second embodiment of the invention.
- steps S 702 -S 704 being similar to steps S 402 -S 404 of FIG. 4 are not repeated here, the following elaboration starts with step S 706 .
- step S 706 a plurality of chip bases 302 is formed on the carrier lower surface 230 of the carrier 228 , preferably by electroplating and preferably formed together with the traces.
- step S 708 a plurality of conductive studs 216 is formed on the trace lower surface 212 , wherein step S 708 being similar to step S 406 of FIG. 4 is not repeated here.
- step S 710 the conductive studs 216 , the traces 210 and the chip base 302 are encapsulated by the trace molding compound 218 , preferably by molding process.
- Step S 712 -S 714 the bottom surface of the trace molding compound 218 is preferably grinded, and the carrier 228 of FIG. 6A is removed, preferably by etching.
- Step S 712 -S 714 being similar to steps S 410 -S 412 of FIG. 4 are not repeated here.
- step S 716 the adhesive 236 is used for fixing the chip 204 on the upper surface 250 of the chip base 302 .
- the semiconductor package 400 of the third embodiment differs with the semiconductor package 300 of the second embodiment in that the semiconductor package 400 further includes a plurality of chip base supporting studs 402 , preferably formed from copper.
- FIG. 9 a method flowchart for manufacturing semiconductor package according to a third embodiment of the invention is shown. As steps S 902 -S 906 being similar to the steps S 702 -S 706 of FIG. 7 are not repeated here, the following elaboration starts with step S 908 .
- step S 908 a semiconductor package of the third embodiment with a chip base supporting stud is shown.
- a plurality of chip base supporting stud 402 is formed on the lower surface 404 of the chip base 302 , preferably by electroplating and preferably formed together with the conductive studs.
- step S 910 -S 914 being similar to steps S 708 -S 712 of FIG. 7 and are not repeated here.
- the trace molding compound 218 further encapsulates the chip base supporting studs 402 , preferably by molding process.
- the chip base supporting studs 402 can be connected to an external circuit, such as the dummy pad of a circuit board, for enhancing the bond ability between the semiconductor package and the external circuit and increasing the reliability.
- the wires also electrically connect the chip to the chip base supporting studs via the chip base, and subsequently the chip base supporting studs are further connected to an external circuit, such as a ground pad of a circuit board for grounding purpose.
- the semiconductor package 500 of the fourth embodiment differs with the semiconductor package 400 of the third embodiment in that the semiconductor package 500 is a fan-out structure and further includes a plurality of trace supporting studs 502 , preferably formed from copper and preferably formed together with the conductive studs.
- the trace supporting studs 502 and the trace pads 248 are overlapped so as to increase the rigidity of the traces 210 .
- the wires 206 when the wires 206 are wire-bonded on the trace pads 248 of the traces 210 , due to the trace supporting studs 502 disposed on the semiconductor package 500 , the wires 206 can support the traces 210 to resist the force applied by a wiring tool during the process of wire-bonding to avoid the traces 210 being overbent and deformed to such an extent that the wires 206 cannot be connected to the trace pads 248 .
- FIG. 12 a method flowchart for manufacturing semiconductor package according to a fourth embodiment of the invention is shown. As steps S 102 -S 108 being similar to steps S 902 -S 908 of FIG. 9 are not repeated here, the following elaboration starts with step S 110 .
- a semiconductor package of the present embodiment of the invention with a plurality of trace supporting studs is shown.
- a plurality of trace supporting studs 502 is formed on the trace lower surface 212 .
- the plurality of trace supporting studs 502 can also be formed in step 106 together with the conductive studs.
- step S 112 -S 116 being similar to steps S 910 -S 914 of FIG. 9 are not repeated here.
- step S 114 the trace molding compound 218 further encapsulates the trace supporting studs 502 , preferably by molding process.
- the semiconductor package 100 of fifth embodiment differs with the semiconductor package 500 of the fourth embodiment in that the semiconductor package 100 further includes an insulation layer 134 , preferably a soldermask layer or a polyimide layer.
- the insulation layer 134 prevents the chip base supporting stud 402 and the trace supporting studs 502 from external pollution lest the quality of the electrical connection between the semiconductor package 100 and external electronic devices might be affected.
- the insulation layer 134 electrically isolates the chip base supporting stud 402 from an external circuit, such as a circuit board (not illustrated), to avoid the occurrence of short-circuiting between the chip base supporting stud 402 and the external circuit.
- FIG. 15 a method flowchart for manufacturing semiconductor package according to a fifth embodiment of the invention is shown. As steps S 202 -S 224 being similar to steps S 102 -S 124 of FIG. 12 are not repeated here, the following elaboration starts with step S 226 .
- the insulation layer 134 is formed on the surface of the trace molding compound 218 which exposes the conductive stud lower surface 234 , and covers the lower surfaces 102 of the chip base supporting studs 402 and the lower surfaces 104 of the trace supporting studs 502 .
- the insulation layer is formed by spin-coating or screen-printing process. Alternatively, it is formed by lithography process.
- the insulation layer 134 exposes the conductive stud lower surfaces 234 so that the conductive studs 216 and external circuit can be electrically connected.
- step S 228 being similar to step S 126 of FIG. 12 is not repeated here.
- the semiconductor package 150 of the sixth embodiment differs with the semiconductor package 200 of the fifth embodiment in that the semiconductor package 150 includes two insulation layers 152 and 154 , preferably soldermask layers or polyimide layers.
- FIG. 18 a method flowchart for manufacturing semiconductor package according to a sixth embodiment of the invention is shown.
- steps S 1802 -S 1818 being similar to steps S 202 S 218 of FIG. 15 are not repeated here, the following elaboration starts with step S 1820 .
- the insulation layer 152 (the insulation layer 152 is illustrated in FIG. 17 ) is formed on the lower surface 262 of the trace substrate 202 which exposes the conductive studs 216
- the insulation layer 154 is formed on the upper surface 260 of the trace substrate 202 which exposes the trace upper surface 214 .
- the insulation layers 152 and 154 are formed by spin-coating or screen-printing. Alternatively, they are formed by lithography process.
- the insulation layer 152 and has a plurality of openings 156 , each correspondingly exposing the lower surface 262 of each conductive stud 216 .
- the insulation layer 154 and has a plurality of openings 158 correspondingly exposing the trace pads 248 .
- step S 1822 -step S 1826 being similar to steps S 220 -S 224 of FIG. 15 are not repeated here.
- step S 1828 being similar to step S 228 of FIG. 15 is not repeated here.
- the semiconductor package 1100 of seventh embodiment differs with the semiconductor package 200 of the first embodiment in that the chip 204 is disposed on the surface of the trace substrate 1106 which exposes the conductive studs 1102 .
- the semiconductor package 1100 includes a trace substrate 1106 , a chip 204 , a plurality of wires 1110 , preferably gold wire, a chip molding compound 1112 , preferably molding compound, and an adhesive 236 , preferably polymer epoxy.
- the trace substrate 1106 includes a plurality of traces 1116 , a plurality of conductive studs 1102 and the trace molding compound 1120 .
- Each trace 1116 has a trace upper surface 1126 and a trace lower surface 1124 opposite to each other, wherein the conductive studs 1102 have a conductive stud upper surface 1134 .
- the conductive studs 1102 are formed on the trace upper surface 1126 .
- the trace molding compound 1120 encapsulates the conductive studs 1102 and the trace 1116 , and exposes the conductive stud upper surface 1134 and the trace lower surface 1124 .
- the trace 1116 and the conductive studs 1102 are preferably made from copper and preferably formed by electroplating.
- the adhesive 236 fixes the chip 204 on the surface of the trace substrate 1106 which exposes the conductive studs 1102 .
- Steps S 302 -S 312 being similar to steps S 402 -S 412 of FIG. 4 are not repeated here.
- step S 314 the chip 204 is disposed on the surface of the trace substrate 1106 which exposes the conductive stud upper surface 1134 .
- step S 316 the chip 204 and the pads 1136 on the conductive studs 1102 are electrically connected by a plurality of wires 206 .
- steps S 318 -S 320 being similar to steps S 418 -S 420 of FIG. 4 are not repeated here.
- the semiconductor package 1900 may include a chip 204 , a plurality of traces 1116 , a plurality of wires 1110 , a plurality of conductive studs 1102 , a plurality of trace supporting studs 1904 , a plurality of pads 1136 , a chip base 302 and a plurality of chip base supporting studs 1902 .
- the chip base supporting studs 1902 are disposed on the lower surface of the chip base 302 .
- the adhesive 236 fixes the chip 204 on the upper surface of the chip base supporting stud 302 .
- the trace molding compound (not designated) encapsulates the chip base 302 and chip base supporting stud 1902 .
- the lower surface of the trace molding compound exposes the lower surface of the chip base supporting stud 1902 .
- the conductive studs 1102 and the trace supporting stud 1904 can be disposed on the trace 1116 .
- a plurality of wires 1100 electrically connects the chip 204 and the pads 1136 on the conductive studs 1102 , and further electrically connects the chip 204 and the pads 1906 on the trace supporting stud 1904 .
- the conductive studs 216 are arranged along a first border L 1 , that is, the conductive studs 216 are arranged in one row.
- the trace pads 248 are arranged along a second border L 2 , that is, the trace pads 248 are arranged in one row.
- the first border L 1 and the second border L 2 both surround the chip.
- FIG. 23 a bottom view of a semiconductor package according to an eighth embodiment of the invention is shown.
- the semiconductor package 600 of the eighth embodiment differs with the semiconductor package 200 of the first embodiment in that the conductive studs 216 of the semiconductor package 600 are arranged in multiple rows.
- the conductive studs 216 of the semiconductor package 600 include a plurality of first conductive studs 216 ( 1 ) and a plurality of second conductive studs 216 ( 2 ).
- the first conductive studs 216 ( 1 ) are arranged along a third border L 3
- the second conductive studs 216 ( 2 ) are arranged along a fourth border L 4 .
- the distance D 7 from the third border L 3 to the lateral side 222 differs with the distance D 8 from the fourth border L 4 to the lateral side 222 , so that the conductive studs 216 are arranged in two rows.
- the third border L 3 and the fourth border L 4 both surround the chip.
- the first conductive studs 216 ( 1 ) and the second conductive studs 216 ( 2 ) are interlaced.
- the semiconductor package can accommodate more conductive studs 216 . That is, the number of the I/O contacts of the semiconductor package can be greatly increased.
- the width W 1 between two adjacent first conductive studs 216 ( 1 ) differs with the width W 2 between two adjacent second conductive studs 216 ( 2 ).
- the width W 1 between two adjacent first conductive studs 216 ( 1 ) differs with the width W 2 between two adjacent second conductive studs 216 ( 2 ).
- the width W 1 can be equal to the width W 2 , making the design of the distribution of the first conductive studs 216 ( 1 ) and the second conductive studs 216 ( 2 ) more flexible.
- FIG. 24 a semiconductor package according to a ninth embodiment of the invention is shown.
- the same designations are used for elements similar to the eighth embodiment, and are not repeated here.
- the semiconductor package 700 of the ninth embodiment differs with the semiconductor package 600 of the eighth embodiment in that the trace pads 248 of the semiconductor package 700 are arranged in multiple rows.
- the trace pads 248 of the semiconductor package 700 include a plurality of first trace pads 248 ( 1 ) and a plurality of second the trace pads 248 ( 2 ).
- the first trace pads 248 ( 1 ) are arranged along a fifth border L 5
- the second the trace pads 248 ( 2 ) are arranged along a sixth border L 6 .
- the distance D 9 from the fifth border L 5 to the lateral side 222 of the trace molding compound 218 differs with the distance D 10 from the sixth border L 6 to the lateral side 222 of the trace molding compound 218 , so that the trace pads 248 are arranged in two rows.
- both the fifth border L 5 and the sixth border L 6 surround the chip.
- the first trace pads 248 ( 1 ) and the second the trace pads 248 ( 2 ) are interlaced.
- the semiconductor package 700 can accommodate more trace pads 248 . That is, the number of the I/O contacts of the semiconductor package 700 can be greatly increased.
- the width W 3 between two adjacent first trace pads 248 ( 1 ) differs with the width W 4 between two adjacent second trace pads 248 ( 2 ).
- the width between two adjacent first trace pads 248 ( 1 ) can also be equal to the width between two adjacent second trace pads 248 ( 2 ), making the design of the distribution of the first trace pads 248 ( 1 ) and the second the trace pads 248 ( 2 ) more flexible.
- the semiconductor package 900 of the tenth embodiment differs with the semiconductor package 200 of the first embodiment in that the conductive studs 216 and the trace pads 248 of the semiconductor package 900 are irregularly arranged.
- one of the conductive studs 216 (such as the conductive studs 216 ( 3 )) of the semiconductor package 900 and the lateral side 222 of the trace molding compound 218 are separated by a first distance D 1 .
- Another one of the conductive studs 216 (such as the conductive stud 216 ( 4 )) and the lateral side 222 of the trace molding compound 218 are separated by a second distance D 2 .
- the first distance D 1 differs with the second distance D 2 . That is, the conductive studs 216 of the present embodiment of the invention can be irregularly arranged.
- one of the trace pads 248 (such as the trace pads 248 ( 3 )) and the lateral side 222 of the trace molding compound 218 are separated by a third distance D 3
- another trace pad 248 (such as the trace pas 248 ( 4 )) and the lateral side 222 are separated by a fourth distance D 4 .
- the third distance D 3 differs with the fourth distance D 4 . That is, the trace pads 248 of the present embodiment of the invention can be irregularly arranged.
- the conductive studs and the trace are preferably formed by electroplating, so the traces can be arbitrarily extended and the conductive studs can be arranged in many different patterns such that the flexibility in the design of the semiconductor package of the invention is increased.
- the trace supporting studs enhances the rigidity of the trace. Therefore, during the process of wire-bonding the wires on the trace pads of the trace, the trace will not be overbent and deformed due to the force applied by a wiring tool, hence improving the quality of wire-bonding.
- the semiconductor package can accommodate more conductive studs. That is, the number of the I/O contacts of the semiconductor package is greatly increased.
- the conductive studs and the trace pads can be arranged in many rows, so that the number of the I/O contacts of the semiconductor package greatly increases.
- the trace can be arbitrarily extended and the conductive studs can be arranged in many patterns, making the design of the semiconductor package more flexible.
- the trace pads are disposed near the chip, so that the wire connects the chip and the trace pads via a shortest distance to avoid the wires 206 being short-circuited.
- the trace pads are no more limited to be disposed on the peripheral of the semiconductor package, the number of the I/O contacts of the semiconductor package can be greatly increased.
- the trace and the conductive studs are preferably formed by way of electroplating. In comparison to the generally known lead frame, the traces and the conductive studs have smaller sizes and volumes. Thus, the semiconductor package of the invention is conformed to the trend of lightweight, compactness and slimness.
Abstract
A semiconductor package includes a trace molding compound layer and a chip molding compound layer. The trace molding compound layer has a first surface and a second surface, wherein the trace molding compound layer encapsulates a plurality of traces and studs between the first and second surface. The chip molding compound layer has a first surface and a second surface, wherein the chip molding compound layer encapsulates a semiconductor chip between the first and second surface of the chip molding compound layer. The chip molding compound layer is disposed on the trace molding compound layer, the second surface of the chip molding compound layer adheres to the first surface of the trace molding compound layer, and the chip molding compound layer and the trace molding compound layer comprise substantially the same molding compound material.
Description
- This is a divisional application of U.S. application Ser. No. 13/127,061, filed May 2, 2011, now in a state of allowability. This application claims the benefit of U.S. provisional application Ser. No. 61/112,207, filed Nov. 7, 2008, and claims the benefit of a Patent Cooperation Treaty application Serial No. PCT/SG2009/000408, filed Nov. 6, 2009, the contents of which are incorporated herein by reference.
- 1. Field of the Invention
- The invention relates in general to a semiconductor package, and more particularly to a semiconductor package with enhanced routing design flexibility.
- 2. Description of the Related Art
- Referring to
FIG. 1 , a conventional Quad-Flat Pack (QFN) semiconductor package is shown. Thesemiconductor package 10 includes achip 12, alead frame 14, a plurality ofwires 16, achip base 18, achip supporting studs 20 and an adhesive 24. Thelead frame 14 located on the peripheral of thesemiconductor package 10 is exposed from the bottom surface of thesemiconductor package 10 to be used as an I/O contact of thesemiconductor package 10. Thechip 12 is disposed on thechip base 18. The chipbase supporting stud 20 supports thechip base 18 to enhance the structural strength of thesemiconductor package 10. - However, the
wires 16, extended around thesemiconductor package 10, are too long and exposed to the risk of short-circuiting. Besides, thelead frame 14, being used as an I/O contact, can only be disposed on the peripheral of thesemiconductor package 10, hence limiting the number of the I/O contacts of thesemiconductor package 10. Consequently, increasing the number of I/O contacts substantially increases the size of the semiconductor package. Moreover, thelead frame 14 being used as an I/O contact is exposed in the air, and is susceptible to the erosion by the environment. - The invention is directed to a semiconductor package and a method for manufacturing the semiconductor package and a trace substrate and a method for manufacturing the trace substrate. The semiconductor package includes a plurality of trace pads, a plurality of wires, a plurality of conductive studs and a molding compound. The trace pads can be disposed near the chip, so that the wire connects the chip and the trace pad via a shortest distance to reduce the risk of wire-crossing and short-circuiting. Besides, the trace pads of the semiconductor package are not limited to be disposed on the peripheral of the semiconductor package, so the number of the I/O contacts of the semiconductor package can be greatly increased. Moreover, the trace pads and the conductive studs are protected inside the molding compound, and will not be eroded easily.
- According to a first aspect of the present invention, a semiconductor package is provided. The semiconductor package includes a trace substrate, a chip, a plurality of wires and a chip molding compound. The trace substrate includes a plurality of traces, a plurality of conductive studs, a plurality of traces pads and a trace molding compound. The trace pads are disposed on the trace. The conductive studs correspondingly are formed on the traces, the trace pads and their corresponding conductive studs are separated by a distance and arranged along an extending direction of the trace. The trace molding compound encapsulates the conductive studs and the trace, and exposes a conductive stud surface of each conductive stud and a trace surface of each trace. The chip is disposed on the surface of the trace substrate which exposes the trace upper surface. The wires electrically connect the chip and the trace pads. The chip molding compound is disposed on the trace substrate. The chip molding compound encapsulates the chip and the wire.
- According to a second aspect of the present invention, a trace substrate is provided. The trace substrate is for disposing a chip. The trace substrate includes a plurality of traces, a plurality of conductive studs, a plurality of traces pads and a trace molding compound. The conductive studs correspondingly are formed on the traces. The trace pads are correspondingly disposed on the traces, wherein the trace pads and their corresponding conductive studs are separated by a distance along an extending direction of the traces. The trace molding compound encapsulates the conductive studs and the traces, and exposes a conductive stud surface of each conductive stud and a trace surface of each trace.
- According to a third aspect of the present invention, a method for manufacturing semiconductor package is provided. The manufacturing method includes the following steps. A carrier is provided. A plurality of traces is formed on a lower surface of the carrier. A plurality of traces pads is formed on the traces. A plurality of conductive studs is formed on the trace, wherein the trace pads and their corresponding conductive studs are separated by a distance along an extending direction of the trace. The conductive studs and the traces are encapsulated by a trace molding compound. The bottom surface of the trace molding compound is grinded to expose a conductive stud surface of each conductive stud. The carrier is removed to expose a trace surface of each trace so that conductive studs, the trace and the trace molding compound together form a trace substrate. A chip is disposed on the surface of the trace substrate which exposes the trace upper surface. The chip and the trace upper surface are electrically connected by a plurality of wires. A chip molding compound is formed on the trace substrate, wherein the chip molding compound encapsulates the chip and the wire.
- According to a fourth aspect of the present invention, a method for manufacturing trace substrate is provided. The manufacturing method includes the following steps. A carrier is provided. A plurality of traces is formed on a lower surface of the carrier. A plurality of conductive studs is formed on the traces. A plurality of traces pads is formed on the trace, wherein the trace pads and their corresponding conductive studs are separated by a distance along an extending direction of the trace. The conductive studs and the trace are encapsulated by a trace molding compound. The bottom surface of the trace molding compound is grinded to expose a conductive stud surface of each conductive stud. The carrier is removed to expose a trace surface of each trace.
- The invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The following description is made with reference to the accompanying drawings.
-
FIG. 1 shows a generally known semiconductor package; -
FIG. 2A shows a semiconductor package according to a first embodiment of the invention; -
FIG. 2B shows a semiconductor package according to another embodiment of the invention; -
FIGS. 3A-3J show processes for manufacturing the semiconductor package ofFIG. 2A ; -
FIG. 4 shows a method flowchart for manufacturing semiconductor package according to a first embodiment of the invention; -
FIG. 5 shows a semiconductor package according to a second embodiment of the invention; -
FIGS. 6A-6C show processes for manufacturing the semiconductor package ofFIG. 5 ; -
FIG. 7 shows a method flowchart for manufacturing semiconductor package according to a second embodiment of the invention; -
FIG. 8 shows a semiconductor package according to a third embodiment of the invention; -
FIG. 9 shows a method flowchart for manufacturing semiconductor package according to a third embodiment of the invention; -
FIG. 10 shows a semiconductor package of the third embodiment with a chip base supporting stud; -
FIG. 11 shows a semiconductor package according to a fourth embodiment of the invention; -
FIG. 12 shows a method flowchart for manufacturing semiconductor package according to a fourth embodiment of the invention; -
FIG. 13 shows a semiconductor package of the present embodiment of the invention with a plurality of trace supporting studs; -
FIG. 14 shows a semiconductor package according to a fifth embodiment of the invention; -
FIG. 15 shows a method flowchart for manufacturing semiconductor package according to a fifth embodiment of the invention; -
FIG. 16 shows a semiconductor package of the present embodiment of the invention with an insulation layer being formed during the manufacturing process; -
FIG. 17 shows a semiconductor package according to a sixth embodiment the invention; -
FIG. 18 shows a method flowchart for manufacturing semiconductor package according to a sixth embodiment of the invention; -
FIG. 19 shows a semiconductor package according to a seventh embodiment of the invention; -
FIG. 20 shows a method flowchart for manufacturing semiconductor package according to a seventh embodiment of the invention; -
FIG. 21 shows a semiconductor package according to another embodiment of the invention; -
FIG. 22 shows a bottom view of the semiconductor package ofFIG. 2A ; -
FIG. 23 shows a bottom view of a semiconductor package according to an eighth embodiment of the invention; -
FIG. 24 shows a semiconductor package according to a ninth embodiment of the invention; and -
FIG. 25 shows a semiconductor package according to a tenth embodiment of the invention. - A number of preferred embodiments are disclosed below for elaborating the invention. However, the disclosures of the embodiments below and their accompanied drawings are for exemplification only, not for limiting the scope of protection of the invention. Moreover, secondary elements are omitted in the embodiments below for highlighting the technical features of the invention.
- Referring to
FIG. 2A , a semiconductor package according to a first embodiment of the invention is shown. Thesemiconductor package 200 includes atrace substrate 202, achip 204, a plurality ofwires 206, preferably gold wire, achip molding compound 208, preferably molding compound and an adhesive 236, preferably polymer epoxy. Thetrace substrate 202 includes a plurality oftraces 210, preferably copper traces, a plurality oftrace pads 248, preferably copper pads with gold finishing, a plurality ofconductive studs 216, preferably copper studs, and atrace molding compound 218, preferably molding compound. - Each
trace 210 has a tracelower surface 212 and a traceupper surface 214 opposite to each other. Thetrace pads 248 are formed on the traceupper surface 214, and theconductive studs 216 are formed on the trace lower surfaces 212. Thetrace molding compound 218 encapsulates theconductive studs 216 and thetraces 210, and exposes a conductive studlower surface 234 of eachconductive stud 216 and the traceupper surface 214. The conductive studlower surface 234 and the traceupper surface 214 are facing opposite directions. - Preferably, the
traces 210, thetrace pads 248 and theconductive studs 216 are made from copper and preferably formed by electroplating. Preferably, the traceupper surface 214, thetrace pads 248 and the conductive studlower surface 234 are further coated with electroless nickel/electroless palladium/immersion gold (ENEPIG) for surface protection and enhancing its bondability with another component. - In the present embodiment of the invention, the
trace pads 248 are not overlapping to theconductive studs 216. That is, thetrace pads 248 and theconductive studs 216 that are disposed on thesame trace 210 are separated by a distance along an extending direction (the horizontal direction illustrated inFIG. 2A ) of thetraces 210. - The
trace pads 248 are disposed near thechip 204, so that thewire 206 connects thechip 204 and thetrace pads 248 via a shortest distance to avoid thewires 206 crossing and short-circuited. Furthermore, shorter wire length reduces cost of manufacturing. - As indicated in
FIG. 2A , thetrace pads 248 of thesemiconductor package 200 are no more limited to be disposed on the peripheral of thesemiconductor package 200, and preferably, be disposed near thechip 204. Preferably, the conductive studs are also disposed within thetrace substrate 202. Thus, the number of the I/O contacts of thesemiconductor package 200 can be greatly increased. Moreover, thetrace pads 248 and theconductive studs 216 are protected inside themolding compound 208, and will not be eroded easily. - Preferably, the
traces 210 and theconductive studs 216 are formed by electroplating, and in comparison to the generally known etched lead frame, thetraces 210 and theconductive studs 216 can achieve smaller feature sizes and be disposed closer to one another within the trace substrate. Thus, thesemiconductor package 200 of the present embodiment of the invention is conformed to the trend of lightweight, compactness and slimness. - In the present embodiment of the invention, the distance from the
conductive studs 216 to thelateral side 222 of thetrace molding compound 218 is smaller than the distance from thetrace pads 248 to thelateral side 222 so as to form a fan-out semiconductor package. - Despite the
semiconductor package 200 of the present embodiment of the invention is exemplified by a fan-out semiconductor package, the semiconductor package of the invention can also be a fan-in semiconductor package. Referring toFIG. 2B , a semiconductor package according to another embodiment of the invention is shown. Thesemiconductor package 240 is a fan-in the semiconductor package, and the distance from theconductive studs 216 to thelateral side 222 of thetrace molding compound 218 is larger than the distance from thetrace pads 248 to thelateral side 222 of thetrace molding compound 218. That is, the distance from theconductive studs 216 to thelateral side 222 of thetrace molding compound 218 is larger than the distance from thetrace pads 248 to thelateral side 222 of thetrace molding compound 218 so as to form a fan-in structure. - Return to
FIG. 2A , thechip 204 is fixed on thetrace substrate 202 with an adhesive 236. InFIG. 2A , the adhesive 236 can be a conductive or an insulating material. When the chip is disposed on a conductive chip base such as thechip base 302 ofFIG. 8 , the adhesive 236 is preferably made from an insulating material. - The
wire 206 electrically connects 204 and thetrace pads 248. Thetrace molding compound 218 has a first insulative surface 218s 1 and a second insulative surface 218s 2 opposite to the first insulative surface 218s 1. Thechip molding compound 208 has a first surface 208s 1 and a second surface 208s 2 opposite to the first surface 208s 1. The second surface 208s 2 of thechip molding compound 208 adjoins on the first insulative surface 218s 1 of thetrace molding compound 218 to form aninterface 218 i between the second surface 208s 2 of thechip molding compound 208 and the first insulative surface 218s 1 of thetrace molding compound 218. Thetraces 210 encapsulate thechip 204, the adhesive 236 and thewire 206. - The detailed processes of the method for manufacturing the semiconductor package of
FIG. 2A are disclosed below. Referring toFIGS. 3A-3J andFIG. 4 .FIGS. 3A-3J show processes for manufacturing the semiconductor package ofFIG. 2A .FIG. 4 shows a method flowchart for manufacturing semiconductor package according to a first embodiment of the invention. - Firstly, the method begins at step S402 as indicated in
FIG. 3A , acarrier 228 is provided. - Next, the method proceeds to step S404 as indicated in
FIG. 3B , a plurality oftraces 210 and a plurality oftrace pads 248 are formed on a carrierlower surface 230 of thecarrier 228 preferably by electroplating. Eachtrace 210 has a tracelower surface 212 and a traceupper surface 214 which are opposite to each other, wherein thetrace pads 248 are formed on the traceupper surface 214. - Then, the method proceeds to step S406 as indicated in
FIG. 3C , a plurality ofconductive studs 216 is formed on the tracelower surface 212 preferably by electroplating. - After that, the method proceeds to step S408 as indicated in
FIG. 3D , theconductive studs 216 and thetraces 210 are encapsulated by thetrace molding compound 218. - Following that, the method proceeds to step S410 as indicated in
FIG. 3E , the bottom surface 232 (illustrated inFIG. 3D ) of thetrace molding compound 218 is preferably grinded to expose thelower surface 234 of each conductive stud. - Afterwards, the method proceeds to step S412 as indicated in
FIG. 3F , thecarrier 228 ofFIG. 3E is removed preferably by etching to expose the traceupper surface 214 and thetrace pads 248, so that theconductive studs 216, thetraces 210 and thetrace molding compound 218 together form atrace substrate 202. - Then, the method proceeds to step S414 as indicated in
FIG. 3G , an adhesive 236 fixes thechip 204 on the surface of thetrace substrate 202 which exposes the traceupper surface 214. - After that, the method proceeds to step S416 as indicated in
FIG. 3H , thechip 204 and thetrace pads 248 are electrically connected by a plurality ofwires 206. - Following that, the method proceeds to step S418 as indicated in
FIG. 3I , thechip molding compound 208 is formed on thetrace molding compound 218, wherein thechip molding compound 208, preferably by molding process, encapsulates thechip 204, the adhesive 236 and thewire 206. - Lastly, the method proceeds to step S420 as indicated in
FIG. 3J , thechip molding compound 208 and thetrace substrate 202 are divided along a cutting path P, preferably by dicing, to form a plurality of semiconductor packages 240. - Referring to
FIG. 5 , a semiconductor package according to a second embodiment of the invention is shown. In the second embodiment, the same designations are used for elements similar to the first embodiment, and are not repeated here. Thesemiconductor package 300 of the second embodiment differs with thesemiconductor package 200 of the first embodiment in that thesemiconductor package 300 includes achip base 302, preferably formed from copper. - The detailed processes of the method for manufacturing the semiconductor package of
FIG. 5 are disclosed below. Referring to FIGS. 6A-6C andFIG. 7 .FIGS. 6A-6C show processes for manufacturing the semiconductor package ofFIG. 5 .FIG. 7 shows a method flowchart for manufacturing semiconductor package according to a second embodiment of the invention. - As steps S702-S704 being similar to steps S402-S404 of
FIG. 4 are not repeated here, the following elaboration starts with step S706. - Next, the method proceeds to step S706 as indicated in
FIG. 6A , a plurality ofchip bases 302 is formed on the carrierlower surface 230 of thecarrier 228, preferably by electroplating and preferably formed together with the traces. - Then, the method proceeds to step S708, a plurality of
conductive studs 216 is formed on the tracelower surface 212, wherein step S708 being similar to step S406 ofFIG. 4 is not repeated here. - After that, the method proceeds to step S710 as indicated in
FIG. 6B , theconductive studs 216, thetraces 210 and thechip base 302 are encapsulated by thetrace molding compound 218, preferably by molding process. - Afterwards, the method proceeds to steps S712-S714, the bottom surface of the
trace molding compound 218 is preferably grinded, and thecarrier 228 ofFIG. 6A is removed, preferably by etching. Step S712-S714 being similar to steps S410-S412 ofFIG. 4 are not repeated here. - Lastly, the method proceeds to step S716 as indicated in
FIG. 6C , the adhesive 236 is used for fixing thechip 204 on theupper surface 250 of thechip base 302. - The following steps S718-S722 being similar to the steps S416-S420 of
FIG. 4 are not repeated here. - Referring to
FIG. 8 , a semiconductor package according to a third embodiment of the invention is shown. In the third embodiment, the same designations are used for elements similar to the second embodiment, and are not repeated here. Thesemiconductor package 400 of the third embodiment differs with thesemiconductor package 300 of the second embodiment in that thesemiconductor package 400 further includes a plurality of chipbase supporting studs 402, preferably formed from copper. - Also, referring to
FIG. 9 , a method flowchart for manufacturing semiconductor package according to a third embodiment of the invention is shown. As steps S902-S906 being similar to the steps S702-S706 ofFIG. 7 are not repeated here, the following elaboration starts with step S908. - Also, referring to
FIG. 10 , a semiconductor package of the third embodiment with a chip base supporting stud is shown. In step S908, a plurality of chipbase supporting stud 402 is formed on thelower surface 404 of thechip base 302, preferably by electroplating and preferably formed together with the conductive studs. - The following steps S910-S914 being similar to steps S708-S712 of
FIG. 7 and are not repeated here. Particularly, in step S912, thetrace molding compound 218 further encapsulates the chipbase supporting studs 402, preferably by molding process. - The chip
base supporting studs 402 can be connected to an external circuit, such as the dummy pad of a circuit board, for enhancing the bond ability between the semiconductor package and the external circuit and increasing the reliability. Preferably, the wires also electrically connect the chip to the chip base supporting studs via the chip base, and subsequently the chip base supporting studs are further connected to an external circuit, such as a ground pad of a circuit board for grounding purpose. - The following steps S916-S924 being similar to steps S714-S722 of
FIG. 7 are not repeated here. - Referring to
FIG. 11 , a semiconductor package according to a fourth embodiment of the invention is shown. In the fourth embodiment, the same designations are used for elements similar to the third embodiment, and are not repeated here. Thesemiconductor package 500 of the fourth embodiment differs with thesemiconductor package 400 of the third embodiment in that thesemiconductor package 500 is a fan-out structure and further includes a plurality oftrace supporting studs 502, preferably formed from copper and preferably formed together with the conductive studs. - As indicated in
FIG. 11 , thetrace supporting studs 502 and thetrace pads 248 are overlapped so as to increase the rigidity of thetraces 210. To put it in a greater detail, when thewires 206 are wire-bonded on thetrace pads 248 of thetraces 210, due to thetrace supporting studs 502 disposed on thesemiconductor package 500, thewires 206 can support thetraces 210 to resist the force applied by a wiring tool during the process of wire-bonding to avoid thetraces 210 being overbent and deformed to such an extent that thewires 206 cannot be connected to thetrace pads 248. - Also, referring to
FIG. 12 , a method flowchart for manufacturing semiconductor package according to a fourth embodiment of the invention is shown. As steps S102-S108 being similar to steps S902-S908 ofFIG. 9 are not repeated here, the following elaboration starts with step S110. - Also, referring to
FIG. 13 , a semiconductor package of the present embodiment of the invention with a plurality of trace supporting studs is shown. In step S110, a plurality oftrace supporting studs 502 is formed on the tracelower surface 212. Alternatively, the plurality oftrace supporting studs 502 can also be formed instep 106 together with the conductive studs. - The following steps S112-S116 being similar to steps S910-S914 of
FIG. 9 are not repeated here. Particularly, in step S114, thetrace molding compound 218 further encapsulates thetrace supporting studs 502, preferably by molding process. - The following steps S118-S126 being similar to steps S916-S924 of
FIG. 9 are not repeated here. - Referring to
FIG. 14 , a semiconductor package according to a fifth embodiment of the invention is shown. In the fifth embodiment, the same designations are used for elements similar to the fourth embodiment, and are not repeated here. Thesemiconductor package 100 of fifth embodiment differs with thesemiconductor package 500 of the fourth embodiment in that thesemiconductor package 100 further includes aninsulation layer 134, preferably a soldermask layer or a polyimide layer. - Preferably, the
insulation layer 134 prevents the chipbase supporting stud 402 and thetrace supporting studs 502 from external pollution lest the quality of the electrical connection between thesemiconductor package 100 and external electronic devices might be affected. Preferably, theinsulation layer 134 electrically isolates the chipbase supporting stud 402 from an external circuit, such as a circuit board (not illustrated), to avoid the occurrence of short-circuiting between the chipbase supporting stud 402 and the external circuit. - Also, referring to
FIG. 15 , a method flowchart for manufacturing semiconductor package according to a fifth embodiment of the invention is shown. As steps S202-S224 being similar to steps S102-S124 ofFIG. 12 are not repeated here, the following elaboration starts with step S226. - Also, referring to
FIG. 16 , a semiconductor package of the present embodiment of the invention with an insulation layer being formed during the manufacturing process is shown. In step S226, theinsulation layer 134 is formed on the surface of thetrace molding compound 218 which exposes the conductive studlower surface 234, and covers thelower surfaces 102 of the chipbase supporting studs 402 and thelower surfaces 104 of thetrace supporting studs 502. Preferably, the insulation layer is formed by spin-coating or screen-printing process. Alternatively, it is formed by lithography process. Preferably, theinsulation layer 134 exposes the conductive studlower surfaces 234 so that theconductive studs 216 and external circuit can be electrically connected. - The following step S228 being similar to step S126 of
FIG. 12 is not repeated here. - Referring to
FIG. 17 , a semiconductor package according to a sixth embodiment the invention is shown. In the sixth embodiment, the same designations are used for elements similar to the fifth embodiment, and are not repeated here. Thesemiconductor package 150 of the sixth embodiment differs with thesemiconductor package 200 of the fifth embodiment in that thesemiconductor package 150 includes twoinsulation layers - Also, referring to
FIG. 18 , a method flowchart for manufacturing semiconductor package according to a sixth embodiment of the invention is shown. - As steps S1802-S1818 being similar to steps S202S218 of
FIG. 15 are not repeated here, the following elaboration starts with step S1820. - In step S1820, the insulation layer 152 (the
insulation layer 152 is illustrated inFIG. 17 ) is formed on thelower surface 262 of thetrace substrate 202 which exposes theconductive studs 216, and theinsulation layer 154 is formed on theupper surface 260 of thetrace substrate 202 which exposes the traceupper surface 214. Preferably, the insulation layers 152 and 154 are formed by spin-coating or screen-printing. Alternatively, they are formed by lithography process. Theinsulation layer 152 and has a plurality ofopenings 156, each correspondingly exposing thelower surface 262 of eachconductive stud 216. Theinsulation layer 154 and has a plurality ofopenings 158 correspondingly exposing thetrace pads 248. Thus, the amount of electroless nickel/immersion gold (ENIG) subsequently used for coating thelower surface 262 of theconductive studs 216 and the traceupper surface 214 is reduced, the traceupper surface 214 is protected and the substrate rigidity is enhanced. - The following step S1822-step S1826 being similar to steps S220-S224 of
FIG. 15 are not repeated here. - The following step S1828 being similar to step S228 of
FIG. 15 is not repeated here. - Referring to
FIG. 19 , a semiconductor package according to a seventh embodiment of the invention is shown. Thesemiconductor package 1100 of seventh embodiment differs with thesemiconductor package 200 of the first embodiment in that thechip 204 is disposed on the surface of thetrace substrate 1106 which exposes theconductive studs 1102. - The
semiconductor package 1100 includes atrace substrate 1106, achip 204, a plurality ofwires 1110, preferably gold wire, achip molding compound 1112, preferably molding compound, and an adhesive 236, preferably polymer epoxy. - The
trace substrate 1106 includes a plurality oftraces 1116, a plurality ofconductive studs 1102 and thetrace molding compound 1120. Eachtrace 1116 has a traceupper surface 1126 and a tracelower surface 1124 opposite to each other, wherein theconductive studs 1102 have a conductive studupper surface 1134. - The
conductive studs 1102 are formed on the traceupper surface 1126. Thetrace molding compound 1120 encapsulates theconductive studs 1102 and thetrace 1116, and exposes the conductive studupper surface 1134 and the tracelower surface 1124. Thetrace 1116 and theconductive studs 1102 are preferably made from copper and preferably formed by electroplating. The adhesive 236 fixes thechip 204 on the surface of thetrace substrate 1106 which exposes theconductive studs 1102. - Referring to
FIG. 20 , a method flowchart for manufacturing semiconductor package according to a seventh embodiment of the invention is shown. Steps S302-S312 being similar to steps S402-S412 ofFIG. 4 are not repeated here. - In step S314, the
chip 204 is disposed on the surface of thetrace substrate 1106 which exposes the conductive studupper surface 1134. - In step S316, the
chip 204 and thepads 1136 on theconductive studs 1102 are electrically connected by a plurality ofwires 206. - The following steps S318-S320 being similar to steps S418-S420 of
FIG. 4 are not repeated here. - Referring to
FIG. 21 , a semiconductor package according to another embodiment of the invention is shown. Thesemiconductor package 1900 may include achip 204, a plurality oftraces 1116, a plurality ofwires 1110, a plurality ofconductive studs 1102, a plurality oftrace supporting studs 1904, a plurality ofpads 1136, achip base 302 and a plurality of chipbase supporting studs 1902. The chipbase supporting studs 1902 are disposed on the lower surface of thechip base 302. The adhesive 236 fixes thechip 204 on the upper surface of the chipbase supporting stud 302. The trace molding compound (not designated) encapsulates thechip base 302 and chipbase supporting stud 1902. The lower surface of the trace molding compound exposes the lower surface of the chipbase supporting stud 1902. - The
conductive studs 1102 and thetrace supporting stud 1904 can be disposed on thetrace 1116. A plurality ofwires 1100 electrically connects thechip 204 and thepads 1136 on theconductive studs 1102, and further electrically connects thechip 204 and thepads 1906 on thetrace supporting stud 1904. - Referring to
FIG. 22 , a bottom view of the semiconductor package ofFIG. 2A is shown. Theconductive studs 216 are arranged along a first border L1, that is, theconductive studs 216 are arranged in one row. Thetrace pads 248 are arranged along a second border L2, that is, thetrace pads 248 are arranged in one row. Preferably, the first border L1 and the second border L2 both surround the chip. - Referring to
FIG. 23 , a bottom view of a semiconductor package according to an eighth embodiment of the invention is shown. In the eighth embodiment, the same designations are used for elements similar to the first embodiment, and are not repeated here. Thesemiconductor package 600 of the eighth embodiment differs with thesemiconductor package 200 of the first embodiment in that theconductive studs 216 of thesemiconductor package 600 are arranged in multiple rows. - The
conductive studs 216 of thesemiconductor package 600 include a plurality of first conductive studs 216(1) and a plurality of second conductive studs 216(2). The first conductive studs 216(1) are arranged along a third border L3, and the second conductive studs 216(2) are arranged along a fourth border L4. The distance D7 from the third border L3 to thelateral side 222 differs with the distance D8 from the fourth border L4 to thelateral side 222, so that theconductive studs 216 are arranged in two rows. Preferably, the third border L3 and the fourth border L4 both surround the chip. - Preferably, as indicated in
FIG. 23 , the first conductive studs 216(1) and the second conductive studs 216(2) are interlaced. - Preferably, by making the first conductive studs 216(1) and the second conductive studs 216(2) interlaced, the semiconductor package can accommodate more
conductive studs 216. That is, the number of the I/O contacts of the semiconductor package can be greatly increased. - Preferably, the width W1 between two adjacent first conductive studs 216(1) differs with the width W2 between two adjacent second conductive studs 216(2).
- In the present embodiment of the invention, the width W1 between two adjacent first conductive studs 216(1) differs with the width W2 between two adjacent second conductive studs 216(2). However, in other embodiments, the width W1 can be equal to the width W2, making the design of the distribution of the first conductive studs 216(1) and the second conductive studs 216(2) more flexible.
- Referring to
FIG. 24 , a semiconductor package according to a ninth embodiment of the invention is shown. In the ninth embodiment, the same designations are used for elements similar to the eighth embodiment, and are not repeated here. Thesemiconductor package 700 of the ninth embodiment differs with thesemiconductor package 600 of the eighth embodiment in that thetrace pads 248 of thesemiconductor package 700 are arranged in multiple rows. - The
trace pads 248 of thesemiconductor package 700 include a plurality of first trace pads 248(1) and a plurality of second the trace pads 248(2). The first trace pads 248(1) are arranged along a fifth border L5, and the second the trace pads 248(2) are arranged along a sixth border L6. The distance D9 from the fifth border L5 to thelateral side 222 of thetrace molding compound 218 differs with the distance D10 from the sixth border L6 to thelateral side 222 of thetrace molding compound 218, so that thetrace pads 248 are arranged in two rows. Preferably, both the fifth border L5 and the sixth border L6 surround the chip. - Preferably, as indicated in
FIG. 24 , the first trace pads 248(1) and the second the trace pads 248(2) are interlaced. - Preferably, by making the first trace pads 248(1) and the second the trace pads 248(2) interlaced, the
semiconductor package 700 can accommodatemore trace pads 248. That is, the number of the I/O contacts of thesemiconductor package 700 can be greatly increased. - Besides, the width W3 between two adjacent first trace pads 248(1) differs with the width W4 between two adjacent second trace pads 248(2). However, in other embodiments, the width between two adjacent first trace pads 248(1) can also be equal to the width between two adjacent second trace pads 248(2), making the design of the distribution of the first trace pads 248(1) and the second the trace pads 248(2) more flexible.
- Referring to
FIG. 25 , a semiconductor package according to a tenth embodiment of the invention is shown. In the tenth embodiment, the same designations are used for elements similar to the first embodiment, and are not repeated here. Thesemiconductor package 900 of the tenth embodiment differs with thesemiconductor package 200 of the first embodiment in that theconductive studs 216 and thetrace pads 248 of thesemiconductor package 900 are irregularly arranged. - To put it in a greater detail, one of the conductive studs 216 (such as the conductive studs 216(3)) of the
semiconductor package 900 and thelateral side 222 of thetrace molding compound 218 are separated by a first distance D1. Another one of the conductive studs 216 (such as the conductive stud 216(4)) and thelateral side 222 of thetrace molding compound 218 are separated by a second distance D2. The first distance D1 differs with the second distance D2. That is, theconductive studs 216 of the present embodiment of the invention can be irregularly arranged. - Preferably, one of the trace pads 248 (such as the trace pads 248(3)) and the
lateral side 222 of thetrace molding compound 218 are separated by a third distance D3, and another trace pad 248 (such as the trace pas 248(4)) and thelateral side 222 are separated by a fourth distance D4. The third distance D3 differs with the fourth distance D4. That is, thetrace pads 248 of the present embodiment of the invention can be irregularly arranged. - According to the foregoing disclosure of the sixth embodiment to the ninth embodiment, the conductive studs and the trace are preferably formed by electroplating, so the traces can be arbitrarily extended and the conductive studs can be arranged in many different patterns such that the flexibility in the design of the semiconductor package of the invention is increased.
- The semiconductor package disclosed in the above embodiments of the invention have many advantages exemplified below:
- (1). The trace supporting studs enhances the rigidity of the trace. Therefore, during the process of wire-bonding the wires on the trace pads of the trace, the trace will not be overbent and deformed due to the force applied by a wiring tool, hence improving the quality of wire-bonding.
- (2). As the conductive studs are interlaced, the semiconductor package can accommodate more conductive studs. That is, the number of the I/O contacts of the semiconductor package is greatly increased.
- (3). The conductive studs and the trace pads can be arranged in many rows, so that the number of the I/O contacts of the semiconductor package greatly increases.
- (4). As the conductive studs and the trace are preferably formed by way of electroplating, the trace can be arbitrarily extended and the conductive studs can be arranged in many patterns, making the design of the semiconductor package more flexible.
- (5). The trace pads are disposed near the chip, so that the wire connects the chip and the trace pads via a shortest distance to avoid the
wires 206 being short-circuited. - (6). As the trace pads are no more limited to be disposed on the peripheral of the semiconductor package, the number of the I/O contacts of the semiconductor package can be greatly increased.
- (7). The trace pads and the conductive studs are protected inside the molding compound, and will not be eroded easily.
- (8). The trace and the conductive studs are preferably formed by way of electroplating. In comparison to the generally known lead frame, the traces and the conductive studs have smaller sizes and volumes. Thus, the semiconductor package of the invention is conformed to the trend of lightweight, compactness and slimness.
- While the invention has been described by way of example and in terms of a preferred embodiment, it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims (18)
1. A semiconductor package, comprising:
a trace molding compound layer having a first surface and a second surface opposite the first surface, wherein the trace molding compound layer encapsulates a plurality of traces and studs between the first and second surface of the trace molding compound layer, each of the plurality of traces having a trace upper surface and a trace lower surface opposite the trace upper surface, each of the plurality of studs having a stud upper surface and a stud lower surface opposite the stud upper surface, the trace upper surface is exposed on the first surface of the trace molding compound layer, the stud lower surface is exposed on the second surface of the trace molding compound layer and the stud upper surface adjoins the trace lower surface within the trace molding compound layer; and
a chip molding compound layer having a first surface and a second surface opposite the first surface, wherein the chip molding compound layer encapsulates at least one semiconductor chip between the first and second surface of the chip molding compound layer;—
wherein the chip molding compound layer is disposed on the trace molding compound layer, the second surface of the chip molding compound layer adheres to the first surface of the trace molding compound layer and the trace upper surface, and the chip molding compound layer and the trace molding compound layer comprise substantially the same molding compound material.
2. The semiconductor package according to claim 1 , further comprising:
a plurality of trace pads, wherein each trace pad corresponds to one trace and is disposed on the trace upper surface.
3. The semiconductor package according to claim 2 , wherein the studs are disposed a distance away from the corresponding trace pads.
4. The semiconductor package according to claim 2 , wherein the studs are disposed opposite to the corresponding trace pads.
5. The semiconductor package according to claim 2 , further comprising:
a plurality of trace supporting studs, each having a trace supporting stud upper surface and a trace supporting the stud lower surface opposite the trace supporting stud upper surface; wherein each trace supporting stud corresponds to one trace pad and is disposed on the trace lower surface opposite the corresponding trace pad;
wherein the trace molding compound layer further encapsulates the trace supporting studs, the trace supporting stud upper surface adjoins the trace lower surface and extends to the second surface of the trace molding compound layer.
6. The semiconductor package according to claim 5 , further comprising:
an insulation layer disposed on the second surface of the trace molding compound layer and the trace supporting the stud lower surfaces, and exposing the trace supporting the stud lower surfaces through a plurality of openings in the insulation layer.
7. The semiconductor package according to claim 2 , further comprising:
a chip base, having a chip base upper surface and a chip base lower surface opposite the chip base upper surface;
wherein the trace molding compound layer further encapsulates the chip base, the chip base extends from the first surface of the trace molding compound layer towards the second surface of the trace molding compound layer, the semiconductor chip is disposed on the chip base.
8. The semiconductor package according to claim 7 , further comprising:
a plurality of chip base supporting studs, having a chip base supporting stud upper surface and a chip base supporting stud lower surface, each chip base supporting stud is disposed on the chip base lower surface;
wherein the trace molding compound layer further encapsulates the chip base supporting studs, the chip base supporting stud upper surface adjoins the chip base lower surface and extends to the second surface of the trace molding compound layer.
9. The semiconductor package according to claim 8 , further comprising:
an insulation layer disposed on the second surface of the trace molding compound layer and the chip base supporting stud lower surfaces, and exposing the chip base supporting lower surfaces through a plurality of openings in the insulation layer.
10. The semiconductor package according to claim 2 , further comprising:
an insulation layer disposed between the lower surface of the chip molding compound layer and the upper surface of the trace molding compound layer, wherein the insulation layer has a plurality of openings corresponding to and exposing the trace pads.
11. The semiconductor package according to claim 7 , further comprising:
an insulation layer disposed between the lower surface of the chip molding compound layer and the upper surface of the trace molding compound layer, wherein the insulation layer has a plurality of openings corresponding to and exposing the trace pads and the chip base.
12. The semiconductor package according to claim 2 , wherein the trace pads are arranged surrounding the semiconductor chip and the studs are arranged below the semiconductor chip, the trace pads and the lateral side of the trace molding compound layer are separated by a first distance, the studs and the lateral side of the trace molding compound layer are separated by a second distance, and the first distance differs with the second distance.
13. The semiconductor package according to claim 2 , wherein the studs are arranged along a first border surrounding the semiconductor chip and the trace pads are arranged along a second border surrounding the semiconductor chip;
wherein the distance of the first border to the lateral side of the trace molding compound layer differs from the distance of the second border to the lateral side of the trace molding compound layer.
14. The semiconductor package according to claim 2 , wherein the studs comprise a plurality of first studs and a plurality of second studs, the first studs are arranged surrounding the semiconductor chip and the second studs are arranged below the semiconductor chip.
15. The semiconductor package according to claim 7 , wherein the trace pads are arranged surrounding the semiconductor chip and the studs are arranged below the semiconductor chip, the trace pads and the lateral side of the trace molding compound layer are separated by a first distance, the studs and the lateral side are separated by a second distance, and the first distance differs with the second distance.
16. The semiconductor package according to claim 7 , wherein the studs are arranged along a first border surrounding the chip base and the trace pads are arranged along a second border surrounding the chip base;
wherein the distance of the first border to the lateral side of the trace molding compound layer differs from the distance of the second border to the lateral side of the trace molding compound layer.
17. The semiconductor package according to claim 7 , wherein the studs comprise a plurality of first studs and a plurality of second studs, the first studs are arranged surrounding the semiconductor chip and the second studs are arranged below the semiconductor chip.
18. A semiconductor package, comprising:
a trace molding compound layer having a first surface and a second surface opposite the first surface, wherein the trace molding compound layer encapsulates a plurality of traces and studs between the first and second surface of the trace molding compound layer to form part of or whole of a trace substrate, and the plurality of traces and studs connect the first surface of the trace molding compound layer to the second surface of the trace molding compound layer; and
a chip molding compound layer having a first surface and a second surface opposite the first surface, wherein the chip molding compound layer encapsulates at least one semiconductor chip between the first and second surface of the chip molding compound layer to form a chip substrate;
wherein the chip substrate is disposed on the trace substrate, the second surface of the chip molding compound layer adheres to the first surface of the trace molding compound layer, and the chip molding compound layer and the trace molding compound layer comprise substantially the same molding compound material.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/731,774 US20150287673A1 (en) | 2008-11-07 | 2015-06-05 | Semiconductor package |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11220708P | 2008-11-07 | 2008-11-07 | |
US13/127,061 US9136215B2 (en) | 2008-11-07 | 2009-11-06 | Manufacturing method for semiconductor package |
PCT/SG2009/000408 WO2010053452A1 (en) | 2008-11-07 | 2009-11-06 | Semiconductor package and trace substrate with enhanced routing design flexibility and method of manufacturing thereof |
US14/731,774 US20150287673A1 (en) | 2008-11-07 | 2015-06-05 | Semiconductor package |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/SG2009/000408 Division WO2010053452A1 (en) | 2008-11-07 | 2009-11-06 | Semiconductor package and trace substrate with enhanced routing design flexibility and method of manufacturing thereof |
US13/127,061 Division US9136215B2 (en) | 2008-11-07 | 2009-11-06 | Manufacturing method for semiconductor package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150287673A1 true US20150287673A1 (en) | 2015-10-08 |
Family
ID=41404278
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/127,061 Active US9136215B2 (en) | 2008-11-07 | 2009-11-06 | Manufacturing method for semiconductor package |
US14/731,774 Abandoned US20150287673A1 (en) | 2008-11-07 | 2015-06-05 | Semiconductor package |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/127,061 Active US9136215B2 (en) | 2008-11-07 | 2009-11-06 | Manufacturing method for semiconductor package |
Country Status (4)
Country | Link |
---|---|
US (2) | US9136215B2 (en) |
CN (1) | CN102132404B (en) |
TW (1) | TWI414048B (en) |
WO (1) | WO2010053452A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10787303B2 (en) | 2016-05-29 | 2020-09-29 | Cellulose Material Solutions, LLC | Packaging insulation products and methods of making and using same |
US11078007B2 (en) | 2016-06-27 | 2021-08-03 | Cellulose Material Solutions, LLC | Thermoplastic packaging insulation products and methods of making and using same |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007034402B4 (en) * | 2006-12-14 | 2014-06-18 | Advanpack Solutions Pte. Ltd. | Semiconductor package and manufacturing method therefor |
US10109503B2 (en) | 2011-07-22 | 2018-10-23 | Advanpack Solutions Pte Ltd. | Method of manufacturing semiconductor package device |
CN106711104B (en) | 2011-10-20 | 2021-01-05 | 先进封装技术私人有限公司 | Packaging substrate and manufacturing process thereof, semiconductor element packaging structure and manufacturing process |
TWI500124B (en) * | 2011-11-29 | 2015-09-11 | Advanpack Solutions Pte Ltd | Substrate structure, semiconductor package device, and manufacturing method of substrate structure |
US9142530B2 (en) * | 2013-03-21 | 2015-09-22 | Stats Chippac Ltd. | Coreless integrated circuit packaging system and method of manufacture thereof |
CN104064542B (en) * | 2013-03-21 | 2018-04-27 | 新科金朋有限公司 | Coreless integrated circuit package system and its manufacture method |
US9288905B2 (en) | 2013-11-11 | 2016-03-15 | Seagate Technology Llc | Shaped internal leads for a printed circuit substrate |
US9331029B2 (en) | 2014-03-13 | 2016-05-03 | Freescale Semiconductor Inc. | Microelectronic packages having mold-embedded traces and methods for the production thereof |
CN105097757B (en) * | 2014-04-21 | 2018-01-16 | 碁鼎科技秦皇岛有限公司 | Chip package base plate, chip-packaging structure and preparation method |
TWI614870B (en) * | 2014-07-25 | 2018-02-11 | 矽品精密工業股份有限公司 | Package structure and a method for fabricating the same |
TWI535346B (en) * | 2014-12-10 | 2016-05-21 | 上海兆芯集成電路有限公司 | Circuit substrate and package structure |
CN106206331B (en) * | 2015-05-08 | 2019-02-01 | 华邦电子股份有限公司 | Stacked package device and its manufacturing method |
US20170084519A1 (en) * | 2015-09-22 | 2017-03-23 | Freescale Semiconductor, Inc. | Semiconductor package and method of manufacturing same |
CN109801894A (en) * | 2018-12-28 | 2019-05-24 | 华进半导体封装先导技术研发中心有限公司 | Chip-packaging structure and packaging method |
CN111863635A (en) * | 2019-04-28 | 2020-10-30 | 无锡华润安盛科技有限公司 | Semiconductor packaging method |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5216278A (en) * | 1990-12-04 | 1993-06-01 | Motorola, Inc. | Semiconductor device having a pad array carrier package |
US5355283A (en) * | 1993-04-14 | 1994-10-11 | Amkor Electronics, Inc. | Ball grid array with via interconnection |
US6140708A (en) * | 1996-05-17 | 2000-10-31 | National Semiconductor Corporation | Chip scale package and method for manufacture thereof |
US6172419B1 (en) * | 1998-02-24 | 2001-01-09 | Micron Technology, Inc. | Low profile ball grid array package |
US6555917B1 (en) * | 2001-10-09 | 2003-04-29 | Amkor Technology, Inc. | Semiconductor package having stacked semiconductor chips and method of making the same |
US6573595B1 (en) * | 2002-04-24 | 2003-06-03 | Scientek Corp. | Ball grid array semiconductor package with resin coated metal core |
US6838315B2 (en) * | 2000-08-30 | 2005-01-04 | Renesas Technology Corporation | Semiconductor device manufacturing method wherein electrode members are exposed from a mounting surface of a resin encapsulator |
US6975022B2 (en) * | 2000-05-24 | 2005-12-13 | Sanyo Electric Co., Ltd. | Board for manufacturing a BGA and method of manufacturing semiconductor device using thereof |
US20070228564A1 (en) * | 2006-03-29 | 2007-10-04 | Seong Cheol Kim | Flip chip bonded package applicable to fine pitch technology |
US7598122B1 (en) * | 2006-03-08 | 2009-10-06 | National Semiconductor Corporation | Die attach method and microarray leadframe structure |
US20110169170A1 (en) * | 2010-01-14 | 2011-07-14 | Renesas Electronics Corporation | Semiconductor device |
US8022532B2 (en) * | 2005-06-06 | 2011-09-20 | Rohm Co., Ltd. | Interposer and semiconductor device |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1227965C2 (en) * | 1961-08-25 | 1974-05-22 | Telefunken Patent | Microminiaturized circuit arrangement |
US3405442A (en) * | 1964-02-13 | 1968-10-15 | Gen Micro Electronics Inc | Method of packaging microelectronic devices |
EP0751561A4 (en) * | 1994-03-18 | 1997-05-07 | Hitachi Chemical Co Ltd | Semiconductor package manufacturing method and semiconductor package |
TW410446B (en) * | 1999-01-21 | 2000-11-01 | Siliconware Precision Industries Co Ltd | BGA semiconductor package |
US6847103B1 (en) * | 1999-11-09 | 2005-01-25 | Amkor Technology, Inc. | Semiconductor package with exposed die pad and body-locking leadframe |
US6737750B1 (en) * | 2001-12-07 | 2004-05-18 | Amkor Technology, Inc. | Structures for improving heat dissipation in stacked semiconductor packages |
US7138711B2 (en) * | 2002-06-17 | 2006-11-21 | Micron Technology, Inc. | Intrinsic thermal enhancement for FBGA package |
DE10235332A1 (en) * | 2002-08-01 | 2004-02-19 | Infineon Technologies Ag | Multiple layer switch support used in flip-chip technology comprises a semiconductor chip and/or a discrete component, a rewiring layer, an insulating layer with through-structures, and outer contact surfaces |
TW554501B (en) * | 2002-08-14 | 2003-09-21 | Siliconware Precision Industries Co Ltd | Substrate for semiconductor package |
JP3566957B2 (en) * | 2002-12-24 | 2004-09-15 | 沖電気工業株式会社 | Semiconductor device and manufacturing method thereof |
DE10333840B4 (en) * | 2003-07-24 | 2006-12-28 | Infineon Technologies Ag | Semiconductor component with a plastic housing, which has a Umverdrahrungsstruktur and method for their preparation |
KR20060058111A (en) * | 2003-08-14 | 2006-05-29 | 어드밴스드 인터커넥트 테크놀로지스 리미티드 | Semiconductor device package and method for manufacturing same |
TWI236721B (en) * | 2004-06-29 | 2005-07-21 | Advanced Semiconductor Eng | Leadframe for leadless flip-chip package and method for manufacturing the same |
TWI245377B (en) * | 2004-11-05 | 2005-12-11 | Advanced Semiconductor Eng | Staggered wirebonding configuration |
KR101298225B1 (en) * | 2005-06-30 | 2013-08-27 | 페어차일드 세미컨덕터 코포레이션 | Semiconductor die package and method for making the same |
JP2007123524A (en) * | 2005-10-27 | 2007-05-17 | Shinko Electric Ind Co Ltd | Substrate with built-in electronic part |
IL175011A (en) * | 2006-04-20 | 2011-09-27 | Amitech Ltd | Coreless cavity substrates for chip packaging and their fabrication |
TW200843066A (en) * | 2007-04-30 | 2008-11-01 | Chipmos Technologies Inc | Chip stacked package structure and applications thereof |
JP5000540B2 (en) * | 2008-01-31 | 2012-08-15 | 新光電気工業株式会社 | Wiring board with switching function |
-
2009
- 2009-11-04 TW TW098137455A patent/TWI414048B/en active
- 2009-11-06 CN CN200980144233.6A patent/CN102132404B/en active Active
- 2009-11-06 WO PCT/SG2009/000408 patent/WO2010053452A1/en active Application Filing
- 2009-11-06 US US13/127,061 patent/US9136215B2/en active Active
-
2015
- 2015-06-05 US US14/731,774 patent/US20150287673A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5216278A (en) * | 1990-12-04 | 1993-06-01 | Motorola, Inc. | Semiconductor device having a pad array carrier package |
US5355283A (en) * | 1993-04-14 | 1994-10-11 | Amkor Electronics, Inc. | Ball grid array with via interconnection |
US6140708A (en) * | 1996-05-17 | 2000-10-31 | National Semiconductor Corporation | Chip scale package and method for manufacture thereof |
US6172419B1 (en) * | 1998-02-24 | 2001-01-09 | Micron Technology, Inc. | Low profile ball grid array package |
US6975022B2 (en) * | 2000-05-24 | 2005-12-13 | Sanyo Electric Co., Ltd. | Board for manufacturing a BGA and method of manufacturing semiconductor device using thereof |
US6838315B2 (en) * | 2000-08-30 | 2005-01-04 | Renesas Technology Corporation | Semiconductor device manufacturing method wherein electrode members are exposed from a mounting surface of a resin encapsulator |
US6555917B1 (en) * | 2001-10-09 | 2003-04-29 | Amkor Technology, Inc. | Semiconductor package having stacked semiconductor chips and method of making the same |
US6573595B1 (en) * | 2002-04-24 | 2003-06-03 | Scientek Corp. | Ball grid array semiconductor package with resin coated metal core |
US8022532B2 (en) * | 2005-06-06 | 2011-09-20 | Rohm Co., Ltd. | Interposer and semiconductor device |
US7598122B1 (en) * | 2006-03-08 | 2009-10-06 | National Semiconductor Corporation | Die attach method and microarray leadframe structure |
US20070228564A1 (en) * | 2006-03-29 | 2007-10-04 | Seong Cheol Kim | Flip chip bonded package applicable to fine pitch technology |
US20110169170A1 (en) * | 2010-01-14 | 2011-07-14 | Renesas Electronics Corporation | Semiconductor device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10787303B2 (en) | 2016-05-29 | 2020-09-29 | Cellulose Material Solutions, LLC | Packaging insulation products and methods of making and using same |
US11078007B2 (en) | 2016-06-27 | 2021-08-03 | Cellulose Material Solutions, LLC | Thermoplastic packaging insulation products and methods of making and using same |
Also Published As
Publication number | Publication date |
---|---|
US20110210442A1 (en) | 2011-09-01 |
US9136215B2 (en) | 2015-09-15 |
TWI414048B (en) | 2013-11-01 |
CN102132404A (en) | 2011-07-20 |
CN102132404B (en) | 2014-03-26 |
TW201021181A (en) | 2010-06-01 |
WO2010053452A1 (en) | 2010-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9136215B2 (en) | Manufacturing method for semiconductor package | |
US11355449B2 (en) | Semiconductor device having EMI shielding structure and related methods | |
EP2248161B1 (en) | Leadless integrated circuit package having high density contacts | |
US6756252B2 (en) | Multilayer laser trim interconnect method | |
CN101512762B (en) | Stackable packages for three-dimensional packaging of semiconductor dice | |
US8012868B1 (en) | Semiconductor device having EMI shielding and method therefor | |
US8154110B2 (en) | Double-faced electrode package and its manufacturing method | |
US7851894B1 (en) | System and method for shielding of package on package (PoP) assemblies | |
US7598599B2 (en) | Semiconductor package system with substrate having different bondable heights at lead finger tips | |
TWI426586B (en) | Bga package with traces for plating pads under the chip | |
KR20090060132A (en) | Integrated circuit package system for electromagnetic isolation | |
US20090127682A1 (en) | Chip package structure and method of fabricating the same | |
US7944043B1 (en) | Semiconductor device having improved contact interface reliability and method therefor | |
US20180114749A1 (en) | Multi-layer leadless semiconductor package and method of manufacturing the same | |
JP5545332B2 (en) | Wiring member for semiconductor device, composite wiring member for semiconductor device, and resin-encapsulated semiconductor device | |
US9576873B2 (en) | Integrated circuit packaging system with routable trace and method of manufacture thereof | |
US20090039509A1 (en) | Semiconductor device and method of manufacturing the same | |
JP5293469B2 (en) | Composite wiring member for semiconductor device and resin-encapsulated semiconductor device | |
KR20040108582A (en) | Seniconductor device and method for fabricating the same | |
US20150084171A1 (en) | No-lead semiconductor package and method of manufacturing the same | |
KR101134706B1 (en) | Leadframe and method for manufacturing the same | |
US20140284803A1 (en) | Semiconductor package and fabrication method thereof | |
CN112309999A (en) | Semiconductor packaging structure | |
CN110120386B (en) | Semiconductor packaging structure | |
US20010001069A1 (en) | Metal stud array packaging |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANPACK SOLUTIONS PTE LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIM, SHOA-SIONG;LIM, KIAN-HOCK;REEL/FRAME:035794/0111 Effective date: 20150603 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |