US4342093A - Method of digital logic simulation - Google Patents

Method of digital logic simulation Download PDF

Info

Publication number
US4342093A
US4342093A US06/149,547 US14954780A US4342093A US 4342093 A US4342093 A US 4342093A US 14954780 A US14954780 A US 14954780A US 4342093 A US4342093 A US 4342093A
Authority
US
United States
Prior art keywords
circuit
simulation
logic
output signal
real
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/149,547
Inventor
Masayuki Miyoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of US4342093A publication Critical patent/US4342093A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Definitions

  • This invention relates to a method of simulation of a digital logic circuit.
  • the logic simulation is effected by forming a logic simulation circuit or simulation model in software fashion.
  • a logic circuit equivalent to the integrated circuit IC is formed by the use of an AND gate, an OR gate and other basic circuits in software fashion. In this manner an output in response to an input stimulus for the AND and OR gates is calculated.
  • this technique is quite useful, there are certain problems. For example, in the event that it is impossible to replace an integrated circuit making up a component element of a logic circuit by an equivalent logic circuit comprising such basic circuits as an AND gate and an OR gate, it is impossible to form a simulation circuit or simulation model for such a logic circuit.
  • a feature of the method of simulation according to the present invention lies in the fact that a real circuit is used as a part of a simulation model for a logic circuit intended for logic simulation.
  • An actual integrated circuit for example, is used as the large scale integration (LSI) circuit portion of the logic circuit intended for logic simulation, while a simulation circuit is formed in software fashion for the remaining parts thereof. Therefore a simulation model of the logic circuit intended for simulation is formed of a real circuit and a simulation circuit or program-simulated circuit.
  • the simulation of the simulation model is effected by carrying out the operation of the real circuit and simulation of the simulation (program-simulated) circuit alternately.
  • the operation of the real circuit is performed by using an output node of the simulation circuit as an input signal to the real circuit.
  • the simulation of the simulation circuit is carried out by using an output signal of the real circuit as a stimulus for the input node of the simulation circuit.
  • a real circuit in view of the fact that a real circuit is used as part of a simulation model, it is easy to simulate a logic circuit including a highly integrated circuit which cannot be easily expressed in the form of an equivalent logic circuit including such basic circuits as an AND gate or an OR gate. Further, for the real circuit portion, it is not necessary to process the program instruction for calculating the output in response to the input stimulus. This serves to reduce the processing time for the logic simulation.
  • FIG. 1 is a diagram showing a general configuration of a logic circuit intended for logic simulation.
  • FIG. 2 is a block diagram showing an embodiment of the present invention.
  • FIG. 3 is a timing chart for explaining the operation of the circuit of FIG. 2.
  • an integrated circuit 4 is included in an actual logic circuit intended for simulation.
  • a simulation circuit is formed by a general-purpose computer 1 in software fashion.
  • a simulation model of the logic circuit to be simulated comprises a real circuit portion constituted by the integrated circuit 4 and a simulation circuit portion formed in software fashion utilizing the general-purpose computer 1.
  • a control circuit 2 which is controlled by a logic simulation program executed in a general-purpose computer 1, sets into an input signal register 3 the condition of the output node of the simulation circuit by logic simulation transmitted from the general-purpose computer 1, thereby activating the integrated circuit 4.
  • the control circuit 2 also monitors the output signal of the integrated circuit 4.
  • the control circuit 2 When the control circuit 2 senses a change in the output signal of the integrated circuit 4, it sets this indication into an output signal register 5 on the one hand and stores the content of the output signal register 5 in ann output signal buffer 6 on the other hand. Output signals of the integrated circuit 4 produced after activation thereof are stored in the output signal buffer 6 together with the time of change after such an activation.
  • the capacity of the buffer 6 can be desirably reduced. Even when the output signal of the integrated circuit 4 does not change, it may be stored in the buffer 6 time-sequentially in accordance with predetermined timing intervals. In this case, the capacity of the buffer 6 is required to be increased.
  • the output signal stored in the output signal buffer 6 is transferred to the general-purpose computer 1 through the control circuit 2.
  • FIG. 3 A time chart for explaining the operation of the circuit of FIG. 2 is shown in FIG. 3.
  • (a) represents the flow of time in the general-purpose computer 1
  • (b) represents the flow of operation time in the integrated circuit 4.
  • the integrated circuit 4 can comprise, for instance, an Intel 8080 Microprocessor manufactured by the Intel Corporation which is configured to start and stop at predetermined timing intervals.
  • the timing intervals are 5 cycles from T1 to T5, with the start and stop operations being effected between the cycles T2 and T3.
  • the clock provided in the logic simulation program of the general-purpose computer 1 is initialized at time point 10 while at the same time instructing the control circuit 2 to initialize (namely to reset the integrated circuit 4).
  • the control circuit 2 resets and activates the integrated circuit 4, and returns the integrated circuit 4 to a stand-by state at cycle T2.
  • the output signal of the integrated circuit 4 is accumulated in the output signal buffer 6 through the output signal register 5.
  • the logic simulation program of the general-purpose computer 1 reads out the data from the output signal buffer 6 through the control circuit 2, and records it in the logic simulation program in accordance with the timing when the signal changes.
  • the logic simulation program effects the logic simulation of the simulation circuit over the cycles T1 and T2.
  • the integrated circuit 4 holds the condition of time point 11 until the time point 12.
  • the general-purpose computer 1 transmits to the control circuit 2 the condition of the output node of the simulation circuit to be connected on the input side of the integrated circuit 4.
  • the control circuit 2 after receiving this condition of the output node and setting it in the input signal register 3, activates the integrated circuit 4.
  • the integrated circuit 4, upon application thereto of the data in the input signal register 3, performs a logic operation over cycles T3 to T2 for example between time points 12 and 13, and reaches stand-by state again at cycle T2.
  • the logic simulation program advances the clock and reads out the data from the output signal buffer 6 through the control circuit 2 at the rise point of the cycle T3 at time point 13, thus setting it into the logic simulation program.
  • the data stored in the output signal buffer 6 are applied as a stimulus to the input node of the simulation circuit to be connected in the stage to be simulated subsequent to the integrated circuit 4.
  • the logic simulation of the simulation circuit is executed by applying an output signal of the integrated circuit 4 corresponding to each cycle as a stimulus for the input node at each cycle.
  • the logic operation of the integrated circuit 4 at cycles T3 to T2 during the time points 12 to 13 and the logic simulation of the simulation circuit at cycles T3 to T2 during the time points 13 to 14 coincide with each other in timing.
  • the general-purpose computer 1 transmits to the control circuit 2 the condition of the output node of the simulation circuit by circuit simulation again. Subsequently, the same operations as that performed during the time points 12 to 13 and the logic simulation during the time points 13 to 14 are repeated on a time basis.
  • the time point when the integrated circuit 4 is to be de-energized after activation is determined as desired according to the integrated circuit involved. As mentioned above, in the case of a microprocessor such as an Intel 8080 Microprocessor, activation and de-activation may be effected at predetermined regular intervals of time. Generally, the integrated circuit 4 is de-energized at a time point before a new input signal is required for self operation.
  • a microprocessor such as an Intel 8080 Microprocessor

Abstract

A logic simulation is executed using a real circuit as a part of a simulation model of a logic circuit subjected to the logic simulation. The simulation model is formed of the real circuit and a simulation circuit, and the operation of the real circuit and the logic simulation of the simulation circuit are performed alternately. The operation of the real circuit is performed in response to an input signal thereto representing the condition of the output node of the simulation circuit, while the logic simulation of the simulation circuit is executed in response to a stimulus in the form of an output signal of the real circuit which is applied to the input node of the simulation circuit.

Description

BACKGROUND OF THE INVENTION
This invention relates to a method of simulation of a digital logic circuit.
The simulation of a digital logic circuit has in the past been effected by a general-purpose computer in software fashion. Examples of such logic simulation are disclosed in the literatures listed below:
(a) "Exclusive simulation of activity in digital networks" by Ernst G. Ulrich, February 1969, Communications of the ACM, Vol. 12, No. 2, pp. 102 to 110; and
(b) "Digital Logic Simulation In a Time-Based, Table-Driven Environment Part 1, Design Verification" by S. A. Szygenda and E. W. Thomson, March 1975, Computer, Vol. 8, No. 3, pp. 24 to 36.
The logic simulation is effected by forming a logic simulation circuit or simulation model in software fashion. In simulating a logic circuit L comprising an integrated circuit IC as shown in FIG. 1, for instance, a logic circuit equivalent to the integrated circuit IC is formed by the use of an AND gate, an OR gate and other basic circuits in software fashion. In this manner an output in response to an input stimulus for the AND and OR gates is calculated. Although this technique is quite useful, there are certain problems. For example, in the event that it is impossible to replace an integrated circuit making up a component element of a logic circuit by an equivalent logic circuit comprising such basic circuits as an AND gate and an OR gate, it is impossible to form a simulation circuit or simulation model for such a logic circuit. Therefore the logic simulation is impossible or, at least, unsatisfactory. In particular, in the case of microprocessors presently available on the market which have a very high degree of integration (and to which the internal logic circuit diagrams are not generally made public), it is very difficult to obtain an equivalent logic circuit utilizing simply an AND gate and an OR gate. As a result, the logic simulation of a logic circuit using a microprocessor is far from complete. An example of a prior art attempt at simulation of a microprocessor is disclosed in "Chip-Level Simulation of Microprocessors" by James R. Armstrong and Garry W. Woodruss, January 1980, Computer, Vol. 13, No. 1 pp. 94 to 100.
In addition to the abovementioned problem, if the logic circuit is complicated, logic simulation by use of a general-purpose computer requires a very long time for the computer processing necessary for logic simulation. This tends to be the case even when the computer program instructions for computation of an output in response to an input stimulus of the basic circuits such as AND and OR gates are executed at a very high speed.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the present invention to provide a method of easily effecting simulation of a logic circuit comprising a high-density integrated circuit such as is formed in microprocessors available on the market which cannot be easily replaced by an equivalent logic circuit including such basic circuits as AND gates, OR gates and NAND gates.
To achieve this and other objects, a feature of the method of simulation according to the present invention lies in the fact that a real circuit is used as a part of a simulation model for a logic circuit intended for logic simulation. An actual integrated circuit, for example, is used as the large scale integration (LSI) circuit portion of the logic circuit intended for logic simulation, while a simulation circuit is formed in software fashion for the remaining parts thereof. Therefore a simulation model of the logic circuit intended for simulation is formed of a real circuit and a simulation circuit or program-simulated circuit. The simulation of the simulation model is effected by carrying out the operation of the real circuit and simulation of the simulation (program-simulated) circuit alternately. The operation of the real circuit is performed by using an output node of the simulation circuit as an input signal to the real circuit. The simulation of the simulation circuit, on the other hand, is carried out by using an output signal of the real circuit as a stimulus for the input node of the simulation circuit.
According to the present invention, in view of the fact that a real circuit is used as part of a simulation model, it is easy to simulate a logic circuit including a highly integrated circuit which cannot be easily expressed in the form of an equivalent logic circuit including such basic circuits as an AND gate or an OR gate. Further, for the real circuit portion, it is not necessary to process the program instruction for calculating the output in response to the input stimulus. This serves to reduce the processing time for the logic simulation.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a diagram showing a general configuration of a logic circuit intended for logic simulation.
FIG. 2 is a block diagram showing an embodiment of the present invention.
FIG. 3 is a timing chart for explaining the operation of the circuit of FIG. 2.
DESCRIPTION OF THE PREFERRED EMBODIMENT
Referring to FIG. 2, an integrated circuit 4 is included in an actual logic circuit intended for simulation. For the parts of the logic circuit to be simulated other than this integrated circuit 4, a simulation circuit is formed by a general-purpose computer 1 in software fashion. Thus a simulation model of the logic circuit to be simulated comprises a real circuit portion constituted by the integrated circuit 4 and a simulation circuit portion formed in software fashion utilizing the general-purpose computer 1. A control circuit 2, which is controlled by a logic simulation program executed in a general-purpose computer 1, sets into an input signal register 3 the condition of the output node of the simulation circuit by logic simulation transmitted from the general-purpose computer 1, thereby activating the integrated circuit 4. The control circuit 2 also monitors the output signal of the integrated circuit 4. When the control circuit 2 senses a change in the output signal of the integrated circuit 4, it sets this indication into an output signal register 5 on the one hand and stores the content of the output signal register 5 in ann output signal buffer 6 on the other hand. Output signals of the integrated circuit 4 produced after activation thereof are stored in the output signal buffer 6 together with the time of change after such an activation. By adopting a method in which the output signal of the integrated circuit 4 is stored in the buffer 6 together with the time of change thereof only when the output signal so changes, the capacity of the buffer 6 can be desirably reduced. Even when the output signal of the integrated circuit 4 does not change, it may be stored in the buffer 6 time-sequentially in accordance with predetermined timing intervals. In this case, the capacity of the buffer 6 is required to be increased. In any case, the output signal stored in the output signal buffer 6 is transferred to the general-purpose computer 1 through the control circuit 2.
A time chart for explaining the operation of the circuit of FIG. 2 is shown in FIG. 3. In this time chart, (a) represents the flow of time in the general-purpose computer 1, and (b) represents the flow of operation time in the integrated circuit 4. The integrated circuit 4 can comprise, for instance, an Intel 8080 Microprocessor manufactured by the Intel Corporation which is configured to start and stop at predetermined timing intervals. In the example shown in FIG. 3, the timing intervals are 5 cycles from T1 to T5, with the start and stop operations being effected between the cycles T2 and T3.
In order to control the progress of the logic simulation, the clock provided in the logic simulation program of the general-purpose computer 1 is initialized at time point 10 while at the same time instructing the control circuit 2 to initialize (namely to reset the integrated circuit 4). In response to this instruction, the control circuit 2 resets and activates the integrated circuit 4, and returns the integrated circuit 4 to a stand-by state at cycle T2. In the meantime, the output signal of the integrated circuit 4 is accumulated in the output signal buffer 6 through the output signal register 5. At time point 11, the logic simulation program of the general-purpose computer 1 reads out the data from the output signal buffer 6 through the control circuit 2, and records it in the logic simulation program in accordance with the timing when the signal changes.
The logic simulation program effects the logic simulation of the simulation circuit over the cycles T1 and T2. The integrated circuit 4 holds the condition of time point 11 until the time point 12. When the clock of the logic simulation program advances to the fall point of the cycle T2 at time point 12, the general-purpose computer 1 transmits to the control circuit 2 the condition of the output node of the simulation circuit to be connected on the input side of the integrated circuit 4. The control circuit 2, after receiving this condition of the output node and setting it in the input signal register 3, activates the integrated circuit 4. The integrated circuit 4, upon application thereto of the data in the input signal register 3, performs a logic operation over cycles T3 to T2 for example between time points 12 and 13, and reaches stand-by state again at cycle T2. Between time points 12 and 13, the changes in the output signal are accumulated in the output signal buffer 6 through the output signal register 5 in the same manner as described for the previous process. On the other hand, the logic simulation program advances the clock and reads out the data from the output signal buffer 6 through the control circuit 2 at the rise point of the cycle T3 at time point 13, thus setting it into the logic simulation program. In other words, the data stored in the output signal buffer 6 are applied as a stimulus to the input node of the simulation circuit to be connected in the stage to be simulated subsequent to the integrated circuit 4. The logic simulation of the simulation circuit is executed by applying an output signal of the integrated circuit 4 corresponding to each cycle as a stimulus for the input node at each cycle. In other words, the logic operation of the integrated circuit 4 at cycles T3 to T2 during the time points 12 to 13 and the logic simulation of the simulation circuit at cycles T3 to T2 during the time points 13 to 14 coincide with each other in timing. At the next time point 14, the general-purpose computer 1 transmits to the control circuit 2 the condition of the output node of the simulation circuit by circuit simulation again. Subsequently, the same operations as that performed during the time points 12 to 13 and the logic simulation during the time points 13 to 14 are repeated on a time basis.
The time point when the integrated circuit 4 is to be de-energized after activation is determined as desired according to the integrated circuit involved. As mentioned above, in the case of a microprocessor such as an Intel 8080 Microprocessor, activation and de-activation may be effected at predetermined regular intervals of time. Generally, the integrated circuit 4 is de-energized at a time point before a new input signal is required for self operation.

Claims (2)

I claim:
1. A method of logic simulation comprising the steps of:
(a) providing a real circuit among a logic circuit to be simulated as a part thereof,
(b) forming a simulation model including said real circuit and a simulation circuit,
(c) operating said real circuit at predetermined cycles, and buffering an output signal of said real circuit during said predetermined cycles in accordance with a time when the output signal changes,
(d) subsequently executing the logic simulation of said simulation circuit over the same cycles as said predetermined cycles by using the output signal buffered in said step (c) as a stimulus to an input node of said simulation circuit, and
(e) subsequently executing said step (c) in response to an input signal applied to said real circuit representing the condition of an output node of said simulation circuit which is obtained by the execution of said step (d) so that said real circuit operation and said simulation circuit operation alternate with one another.
2. A method of logic simulation according to claim 1, wherein in step (d) said stimulus is applied to the input node of said simulation circuit at a timing corresponding to the production of the output signal from said real circuit in accordance with the time when the output signal changes.
US06/149,547 1979-05-15 1980-05-13 Method of digital logic simulation Expired - Lifetime US4342093A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP5935479A JPS55153054A (en) 1979-05-15 1979-05-15 Logic circuit simulation system
JP54-59354 1979-05-15

Publications (1)

Publication Number Publication Date
US4342093A true US4342093A (en) 1982-07-27

Family

ID=13110846

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/149,547 Expired - Lifetime US4342093A (en) 1979-05-15 1980-05-13 Method of digital logic simulation

Country Status (2)

Country Link
US (1) US4342093A (en)
JP (1) JPS55153054A (en)

Cited By (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0129017A2 (en) * 1983-05-09 1984-12-27 Valid Logic Systems, Inc. Method and apparatus for modeling systems of complex circuits
US4513384A (en) * 1982-06-18 1985-04-23 Therma-Wave, Inc. Thin film thickness measurements and depth profiling utilizing a thermal wave detection system
EP0153445A2 (en) * 1984-01-30 1985-09-04 Valid Logic Systems, Inc. Method for simulating system operation of static and dynamic circuit devices
US4555756A (en) * 1981-11-12 1985-11-26 Mitsubishi Denki Kabushiki Kaisha Plant controller simulator with structure for combining simuation signals with actual process I/O signals
US4587625A (en) * 1983-07-05 1986-05-06 Motorola Inc. Processor for simulating digital structures
US4617663A (en) * 1983-04-13 1986-10-14 At&T Information Systems Inc. Interface testing of software systems
US4628471A (en) * 1984-02-02 1986-12-09 Prime Computer, Inc. Digital system simulation method and apparatus having two signal-level modes of operation
US4644487A (en) * 1983-04-09 1987-02-17 International Computers Limited Method and apparatus for verifying the design of digital electronic components
US4654812A (en) * 1983-11-02 1987-03-31 Mitsubishi Denki Kabushiki Kaisha Simulation system
US4669083A (en) * 1984-07-03 1987-05-26 Commissariat A L'energie Atomique Apparatus for the simulation of the failure or satisfactory operation of a logic system
US4694411A (en) * 1985-02-04 1987-09-15 Sanders Associates, Inc. Simulation apparatus and method
US4695968A (en) * 1983-11-03 1987-09-22 Prime Computer, Inc. Digital system simulation method and apparatus having improved sampling
US4725970A (en) * 1985-02-05 1988-02-16 Sanders Associates, Inc. Simulation device
US4727545A (en) * 1986-09-02 1988-02-23 Digital Equipment Corporation Method and apparatus for isolating faults in a digital logic circuit
US4736338A (en) * 1986-10-07 1988-04-05 Silicon Solutions Corporation Programmable look up system
US4744084A (en) * 1986-02-27 1988-05-10 Mentor Graphics Corporation Hardware modeling system and method for simulating portions of electrical circuits
US4775950A (en) * 1984-11-02 1988-10-04 Mitsubishi Denki Kabushiki Kaisha Logic simulation system
US4787061A (en) * 1986-06-25 1988-11-22 Ikos Systems, Inc. Dual delay mode pipelined logic simulator
US4792913A (en) * 1986-11-03 1988-12-20 Grumman Aerospace Corporation Simulator for systems having analog and digital portions
US4817011A (en) * 1987-01-20 1989-03-28 Honeywell, Inc. Automated modeling method for tuning transformers
US4827427A (en) * 1987-03-05 1989-05-02 Hyduke Stanley M Instantaneous incremental compiler for producing logic circuit designs
US4852093A (en) * 1986-06-06 1989-07-25 Siemens Aktiengesellschaft Method for simulating a fault in a logic circuit and a simulation model for the implementation of the method
US4866663A (en) * 1987-02-13 1989-09-12 Sanders Associates, Inc. Simulation system
US4868825A (en) * 1986-06-06 1989-09-19 Siemens Aktiengesellschaft Method for simulating an open fault in a logic circuit comprising field effect transistors and simulation models for implementing the method
US4885712A (en) * 1986-09-09 1989-12-05 Hitachi, Ltd. Method and apparatus for partial test-cause generation
US4891773A (en) * 1986-04-25 1990-01-02 Hitachi, Ltd. Logic simulation
US4899273A (en) * 1985-12-11 1990-02-06 Hitachi, Ltd. Circuit simulation method with clock event suppression for debugging LSI circuits
US4901259A (en) * 1988-08-15 1990-02-13 Lsi Logic Corporation Asic emulator
US4918594A (en) * 1986-02-07 1990-04-17 Hitachi, Ltd. Method and system for logical simulation of information processing system including logic circuit model and logic function model
US4922445A (en) * 1986-12-09 1990-05-01 Hitachi, Ltd. Logic circuit simulation method
US4945503A (en) * 1986-10-21 1990-07-31 Nec Corporation Hardware simulator capable of reducing an amount of information
US4956767A (en) * 1988-02-23 1990-09-11 Stellar Computer, Inc. Data processing system with model for status accumulating operation by simulating sequence of arithmetic steps performed by arithmetic processor
US4982361A (en) * 1984-10-26 1991-01-01 Hitachi, Ltd. Multiple loop parallel pipelined logic simulation system
US5051941A (en) * 1986-09-26 1991-09-24 Hitachi, Ltd. Method and apparatus for logical simulation
US5053991A (en) * 1989-10-06 1991-10-01 Sanders Associates, Inc. Content-addressable memory with soft-match capability
US5056014A (en) * 1985-02-04 1991-10-08 Lockheed Sanders, Inc. Network simulation system
US5125098A (en) * 1989-10-06 1992-06-23 Sanders Associates, Inc. Finite state-machine employing a content-addressable memory
US5126966A (en) * 1986-06-25 1992-06-30 Ikos Systems, Inc. High speed logic simulation system with stimulus engine using independent event channels selectively driven by independent stimulus programs
US5210699A (en) * 1989-12-18 1993-05-11 Siemens Components, Inc. Process for extracting logic from transistor and resistor data representations of circuits
US5392227A (en) * 1992-07-24 1995-02-21 Logic Modeling Corporation System and method for generating electronic circuit simulation models having improved accuracy
US5530841A (en) * 1990-12-21 1996-06-25 Synopsys, Inc. Method for converting a hardware independent user description of a logic circuit into hardware components
US5737583A (en) * 1995-07-13 1998-04-07 Advanced Risc Machines Limited Digital circuit simulation
US6397170B1 (en) 1998-08-18 2002-05-28 International Business Machines Corporation Simulation based power optimization
US6421823B1 (en) * 1991-04-11 2002-07-16 Agilent Technologies, Inc. Bidirectional socket stimulus interface for a logic simulator
US20060253762A1 (en) * 2005-03-16 2006-11-09 Schalick Christopher A FPGA emulation system

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6091455A (en) * 1983-10-24 1985-05-22 Fujitsu Ltd Simulation system of logical circuit
JPH0561930A (en) * 1991-08-30 1993-03-12 Nec Corp Cad system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3927371A (en) * 1974-02-19 1975-12-16 Ibm Test system for large scale integrated circuits

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5431863B2 (en) * 1975-01-17 1979-10-09

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3927371A (en) * 1974-02-19 1975-12-16 Ibm Test system for large scale integrated circuits

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
E. G. Ulrich, "Exclusive Simulation of Activity in Digital Networks", Communications of the ACM, vol. 12, No. 2, Feb. 1969, pp. 102-110. *
J. R. Armstrong et al., "Chip-Level Simulation of Microprocessors", Computer, vol. 13, No. 1, Jan. 1980, pp. 94-100. *
S. A. Szygenda et al., "Digital Logic Simulation in a Time-Based, Table-Driven Environment Part 1. Design Verification", Computer, vol. 8, No. 3, Mar. 1975, pp. 24-36. *

Cited By (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4555756A (en) * 1981-11-12 1985-11-26 Mitsubishi Denki Kabushiki Kaisha Plant controller simulator with structure for combining simuation signals with actual process I/O signals
US4513384A (en) * 1982-06-18 1985-04-23 Therma-Wave, Inc. Thin film thickness measurements and depth profiling utilizing a thermal wave detection system
US4644487A (en) * 1983-04-09 1987-02-17 International Computers Limited Method and apparatus for verifying the design of digital electronic components
US4617663A (en) * 1983-04-13 1986-10-14 At&T Information Systems Inc. Interface testing of software systems
US4635218A (en) * 1983-05-09 1987-01-06 Valid Logic Systems Method for simulating system operation of static and dynamic circuit devices
JPS6063644A (en) * 1983-05-09 1985-04-12 ロジック・モデリング・コーポレーション Method and apparatus for modeling operation of digital device
EP0129017A2 (en) * 1983-05-09 1984-12-27 Valid Logic Systems, Inc. Method and apparatus for modeling systems of complex circuits
JPH0374420B2 (en) * 1983-05-09 1991-11-26
US4590581A (en) * 1983-05-09 1986-05-20 Valid Logic Systems, Inc. Method and apparatus for modeling systems of complex circuits
EP0129017A3 (en) * 1983-05-09 1986-08-06 Valid Logic Systems, Inc. Method and apparatus for modeling systems of complex circuits
US4587625A (en) * 1983-07-05 1986-05-06 Motorola Inc. Processor for simulating digital structures
US4654812A (en) * 1983-11-02 1987-03-31 Mitsubishi Denki Kabushiki Kaisha Simulation system
US4695968A (en) * 1983-11-03 1987-09-22 Prime Computer, Inc. Digital system simulation method and apparatus having improved sampling
US4725971A (en) * 1983-11-03 1988-02-16 Prime Computer, Inc. Digital system simulation method and apparatus
EP0153445A3 (en) * 1984-01-30 1986-08-13 Valid Logic Systems, Inc. Method for simulating system operation of static and dynamic circuit devices
EP0153445A2 (en) * 1984-01-30 1985-09-04 Valid Logic Systems, Inc. Method for simulating system operation of static and dynamic circuit devices
US4628471A (en) * 1984-02-02 1986-12-09 Prime Computer, Inc. Digital system simulation method and apparatus having two signal-level modes of operation
US4669083A (en) * 1984-07-03 1987-05-26 Commissariat A L'energie Atomique Apparatus for the simulation of the failure or satisfactory operation of a logic system
US4982361A (en) * 1984-10-26 1991-01-01 Hitachi, Ltd. Multiple loop parallel pipelined logic simulation system
US4775950A (en) * 1984-11-02 1988-10-04 Mitsubishi Denki Kabushiki Kaisha Logic simulation system
US5056014A (en) * 1985-02-04 1991-10-08 Lockheed Sanders, Inc. Network simulation system
US4694411A (en) * 1985-02-04 1987-09-15 Sanders Associates, Inc. Simulation apparatus and method
US4725970A (en) * 1985-02-05 1988-02-16 Sanders Associates, Inc. Simulation device
US4899273A (en) * 1985-12-11 1990-02-06 Hitachi, Ltd. Circuit simulation method with clock event suppression for debugging LSI circuits
US4918594A (en) * 1986-02-07 1990-04-17 Hitachi, Ltd. Method and system for logical simulation of information processing system including logic circuit model and logic function model
US4744084A (en) * 1986-02-27 1988-05-10 Mentor Graphics Corporation Hardware modeling system and method for simulating portions of electrical circuits
US4891773A (en) * 1986-04-25 1990-01-02 Hitachi, Ltd. Logic simulation
US4852093A (en) * 1986-06-06 1989-07-25 Siemens Aktiengesellschaft Method for simulating a fault in a logic circuit and a simulation model for the implementation of the method
US4868825A (en) * 1986-06-06 1989-09-19 Siemens Aktiengesellschaft Method for simulating an open fault in a logic circuit comprising field effect transistors and simulation models for implementing the method
US5126966A (en) * 1986-06-25 1992-06-30 Ikos Systems, Inc. High speed logic simulation system with stimulus engine using independent event channels selectively driven by independent stimulus programs
US4787061A (en) * 1986-06-25 1988-11-22 Ikos Systems, Inc. Dual delay mode pipelined logic simulator
US4727545A (en) * 1986-09-02 1988-02-23 Digital Equipment Corporation Method and apparatus for isolating faults in a digital logic circuit
US4885712A (en) * 1986-09-09 1989-12-05 Hitachi, Ltd. Method and apparatus for partial test-cause generation
US5051941A (en) * 1986-09-26 1991-09-24 Hitachi, Ltd. Method and apparatus for logical simulation
US4736338A (en) * 1986-10-07 1988-04-05 Silicon Solutions Corporation Programmable look up system
US4945503A (en) * 1986-10-21 1990-07-31 Nec Corporation Hardware simulator capable of reducing an amount of information
US4792913A (en) * 1986-11-03 1988-12-20 Grumman Aerospace Corporation Simulator for systems having analog and digital portions
US4922445A (en) * 1986-12-09 1990-05-01 Hitachi, Ltd. Logic circuit simulation method
US4817011A (en) * 1987-01-20 1989-03-28 Honeywell, Inc. Automated modeling method for tuning transformers
US4866663A (en) * 1987-02-13 1989-09-12 Sanders Associates, Inc. Simulation system
US4827427A (en) * 1987-03-05 1989-05-02 Hyduke Stanley M Instantaneous incremental compiler for producing logic circuit designs
US4956767A (en) * 1988-02-23 1990-09-11 Stellar Computer, Inc. Data processing system with model for status accumulating operation by simulating sequence of arithmetic steps performed by arithmetic processor
US4901259A (en) * 1988-08-15 1990-02-13 Lsi Logic Corporation Asic emulator
US5125098A (en) * 1989-10-06 1992-06-23 Sanders Associates, Inc. Finite state-machine employing a content-addressable memory
US5053991A (en) * 1989-10-06 1991-10-01 Sanders Associates, Inc. Content-addressable memory with soft-match capability
US5210699A (en) * 1989-12-18 1993-05-11 Siemens Components, Inc. Process for extracting logic from transistor and resistor data representations of circuits
US5748488A (en) * 1990-12-21 1998-05-05 Synopsys, Inc. Method for generating a logic circuit from a hardware independent user description using assignment conditions
US5530841A (en) * 1990-12-21 1996-06-25 Synopsys, Inc. Method for converting a hardware independent user description of a logic circuit into hardware components
US5661661A (en) * 1990-12-21 1997-08-26 Synopsys, Inc. Method for processing a hardware independent user description to generate logic circuit elements including flip-flops, latches, and three-state buffers and combinations thereof
US5680318A (en) * 1990-12-21 1997-10-21 Synopsys Inc. Synthesizer for generating a logic network using a hardware independent description
US5691911A (en) * 1990-12-21 1997-11-25 Synopsys, Inc. Method for pre-processing a hardware independent description of a logic circuit
US5737574A (en) * 1990-12-21 1998-04-07 Synopsys, Inc Method for generating a logic circuit from a hardware independent user description using mux conditions and hardware selectors
US6421823B1 (en) * 1991-04-11 2002-07-16 Agilent Technologies, Inc. Bidirectional socket stimulus interface for a logic simulator
US5392227A (en) * 1992-07-24 1995-02-21 Logic Modeling Corporation System and method for generating electronic circuit simulation models having improved accuracy
US5737583A (en) * 1995-07-13 1998-04-07 Advanced Risc Machines Limited Digital circuit simulation
US6397170B1 (en) 1998-08-18 2002-05-28 International Business Machines Corporation Simulation based power optimization
US20060253762A1 (en) * 2005-03-16 2006-11-09 Schalick Christopher A FPGA emulation system
US8000954B2 (en) 2005-03-16 2011-08-16 Gaterocket, Inc. FPGA emulation system

Also Published As

Publication number Publication date
JPS55153054A (en) 1980-11-28
JPS6136262B2 (en) 1986-08-18

Similar Documents

Publication Publication Date Title
US4342093A (en) Method of digital logic simulation
US6993469B1 (en) Method and apparatus for unified simulation
JPH0458072B2 (en)
Nham et al. A multiple delay simulator for MOS LSI circuits
JPH0533426B2 (en)
WO2000025240A1 (en) Simulator architecture
US4891773A (en) Logic simulation
David et al. Implementing sequential machines as self-timed circuits
JP2778547B2 (en) Digital signal processing circuit simulation device
Kirchner et al. Analogue mixed signal simulation using spice and SystemC
JP3212709B2 (en) Logic simulation device
JPH0457031B2 (en)
JP2812257B2 (en) How to create a logic simulation model
JPH02122337A (en) Accelerator
JP2921087B2 (en) Real Chip Simulation Method for Hardware Accelerator
JPS6349853A (en) Logic simulation processing system
Favalli et al. CMOS design for improved IC testability
JPH03245239A (en) Anti-processor simulation system
JPH04333171A (en) Device for simulation
JPH04177469A (en) Logical simulation system
SU1580388A1 (en) Device for modeling activity of man-operator
JPH02184933A (en) Logical circuit simulation system
JPH0535909B2 (en)
US6438732B1 (en) Method and apparatus for modeling gate capacitance of symmetrically and asymmetrically sized differential cascode voltage swing logic (DCVSL)
JPH04115363A (en) Logical simulation system

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE