|Veröffentlichungsdatum||13. Dez. 1983|
|Eingetragen||27. März 1981|
|Prioritätsdatum||1. Apr. 1980|
|Auch veröffentlicht unter||DE3111729A1, DE3111729C2|
|Veröffentlichungsnummer||06248607, 248607, US 4420723 A, US 4420723A, US-A-4420723, US4420723 A, US4420723A|
|Erfinder||Frank de Jager|
|Ursprünglich Bevollmächtigter||U.S. Philips Corporation|
|Zitat exportieren||BiBTeX, EndNote, RefMan|
|Patentzitate (4), Nichtpatentzitate (1), Referenziert von (60), Klassifizierungen (19), Juristische Ereignisse (4)|
|Externe Links: USPTO, USPTO-Zuordnung, Espacenet|
The invention relates to an arrangement suitable for amplifying a modulated carrier signal the amplitude variations of which are smaller than the amplitude of the unmodulated carrier.
In recent years numerous modulation methods aimed at achieving efficient data transmission over telephone lines have been designed and introduced. In almost all cases these modulation methods have resulted in a modulated carrier signal having amplitude variations (i.e. amplitude modulation), using linear modulators and amplifiers.
However, these modulation methods are not so suitable for data transmission over radio links because, in radio communication systems, the need for high power economy requires the use of components having a non-linear amplitude transfer function and the spectrum at the output of such a component, for example a class C amplifier, will be wider than the spectrum at the input when the amplitude at the input varies. Therefore, in radio communication systems, preference is given to modulation methods which result in a modulated carrier signal of a substantially constant amplitude, which means the use of angle modulation. See, for example, the article "Tamed Frequency Modulation, a novel method to achieve spectrum economy in digital transmission" by F. de Jager, C. B. Dekker, in IEEE Transactions on Communications, vol. COM-26, No. 5, May 1978, pages 534-542.
The invention has for its object to provide an arrangement of the type referred to, by which a modulated carrier signal having amplitude variations is amplified, the arrangement allowing the use of components having a non-linear amplitude transfer function--such as class-C amplifiers--while the spectrum at the output of the arrangement is not wider, to any significant extent, than at the input.
According to the invention, an arrangement of the type referred to is characterized by comprising a first and a second controlled oscillator, each having a control input and an output, which oscillators are connected by means of their respective control inputs to a control circuit and oscillate at a substantially constant amplitude and at a frequency which substantially corresponds to the carrier frequency, the output of each oscillator being coupled to the control circuit for generating control signals for the oscillators from comparisons between the modulated carrier signal and the oscillator signals, the arrangement also having an output circuit connected to the outputs of the oscillators for vectorially assembling an output signal.
The arrangement suitable for amplifying a modulated carrier signal in accordance with the invention may be further characterized in that: the control circuit comprises a first and a second phase comparator circuit, each having a first and a second input and an output, together with a first and a second low-pass filter; that the output of the first oscillator is connected to the second input of the first phase comparator circuit and the output of the first phase comparator circuit is connected to the control input of the first oscillator through the first low-pass filter; that the output of the second oscillator is connected to the second input of the second phase comparator circuit and the output of this second phase comparator circuit is connected to the control input of the second oscillator through the second low-pass filter; that the control circuit further comprises a first and a second adder circuit, each having a first and a second input and an output, together with a first and a second delay element; that the first input of the two adder circuits are interconnected and connected to an input of the arrangement; that the second input of the first adder circuit is connected to the output of the second oscillator through the first delay element and the output of the first adder circuit is connected to the first input of the first phase comparator circuit; and that the second input of the second adder circuit is connected to the output of the first oscillator through the second delay element and the output of the second adder circuit is connected to the first input of the second phase comparator circuit.
It should be noted here that such a control circuit is indeed disclosed in U.S. Pat. No. 3,873,931, but said patent specification relates to a FM demodulator for separating the useful, original, transmitted signal from the noise signal.
Embodiments of the invention and their advantages will now be further explained by way of example with reference to the accompanying drawings.
In the drawings:
FIG. 1a is a block schematic circuit diagram of a known modulation stage;
FIG. 1b shows the variation of a signal vector in the phase plane;
FIG. 2a is a block schematic circuit diagram of a first embodiment of an arrangement according to the invention;
FIG. 2b is a phase diagram for illustrating the operation of FIG. 2a;
FIG. 2c shows an output circuit for use in the first embodiment shown in FIG. 2a;
FIG. 3a is a block schematic circuit diagram of a second embodiment of an arrangement according to the invention;
FIG. 3b shows an output circuit for use in the second embodiment;
FIG. 3c shows a feed-back network for use in the second embodiment; and
FIG. 4 is a block schematic circuit diagram of a third embodiment of an arrangement according to the invention.
Corresponding elements in the Figures have been given the same reference symbols.
(1) General description
FIG. 1a shows a block schematic circuit diagram of a known modulation stage for a modulation method which is referred to in the literature as "Offset Quadrature Phase Shift Keying," abbreviated to OQPSK (see the article "Effect of noisy phase reference on coherent detection of offset QPSK signals" by S. A. Rhodes, in IEEE Transactions on Communications, vol. COM-22, No. 8, August 1974, pages 1046-1055). This modulation method differs from quadrature-phase modulation in that the data signal of the Y-channel is shifted by a time T/2 with respect to the X-channel data signal. As a result, the X- and Y-channels must be sampled in a receiver at different instants, for example at the instants as indicated by means of the arrows in the data signals X and Y of FIG. 1a. The modulation stage has an input 1 for data signal X and an input 2 for data signal Y. After filtering by a low-pass filter 3, the signal X is applied to an input of a modulator 4. After filtering by a low-pass filter 5, the signal Y is applied to an input of a modulator 6. Signals from a carrier oscillator 7 are applied to a further input of modulators 4 and 6, respectively, these signals having a relative phase of 0° and 90°, respectively. The output signals of the modulators 4 and 6 are added together in an adder 8 and applied to an output 9. The signal vector of the modulated carrier signal available at the output 9 has the property that the amplitude variations are smaller than the unmodulated carrier amplitude. To illustrate this, FIG. 1b shows, in the phase plane, a portion of a path 10 of the signal vector v. It is seen that the amplitude of signal vector v is invariably situated in the area between the circles 11 and 12, which have a radius R1 and R2, respectively, wherein R2>R1>0.
In practice, it appears that for OQPSK the radius R1 is approximately equal to 0.5 R and the radius R2 is approximately equal to 1.5 R, R being the distance from the origin to the characteristic phase points in 4-phase modulation. When the input signals X and Y have the value +1 or -1 at the sampling instants, R is equal to √2.
In the arrangement according to the invention, use is made of the property that the final point of the signal vector v remains at a certain distance from the origin (in OQPSK even at a considerable distance, as described above).
It should be noted that, in addition to OQPSK, the invention is also applicable to other modulation methods used for digital signals, provided the indicated property is present. It further appears that the principle described hereinafter may alternatively be used for analog signals, single-side band signals in particular. By way of example, the invention will be further explained with reference to the example of OQPSK given in FIG. 1a, although the invention is not restricted thereto.
As shown in FIG. 1b, the arbitrary final point of the signal vector v may be represented by giving two vectors vg and vk, each having a constant amplitude and consequently a fixed amplitude ratio with respect to each other, in order to produce the desired phase angles. If, for example, a value 0.6 vg is chosen for vk, then the amplitude of the resulting vector v may be varied by a factor of 4 between minimum and maximum amplitudes, which is sufficient to handle the 3 to 1 amplitude ratio of 1.5 R:0.5 R as required for OQPSK.
(2) Detailed Description
FIG. 2a shows a block schematic circuit diagram of a first embodiment of an arrangement according to the invention. The arrangement comprises a first voltage-controlled oscillator 16 and a second voltage-controlled oscillator 17, each of which forms part of a loop and is connected to a control circuit 22. The oscillators 16 and 17 oscillate at a frequency which substantially corresponds to the carrier frequency of the input signal. An input terminal 13 of control circuit 22, to which input an OQPSK input signal is applied, is connected to a first input of both a first adder circuit 14 and a second adder circuit 15. The oscillator signal of the second oscillator 17, shifted 90° by a first delay element 18, is applied to a second input of the first adder circuit 14. The sum of the signals applied to the two inputs of the first adder circuit 14 is applied to a first input of a first phase comparator circuit 20 to compare it with the oscillator signal of oscillator 16, which oscillator signal is applied to a second input of the first phase comparator circuit 20. The output signal of the first phase comparator circuit 20, which is a measure of the phase difference between the input signals applied thereto, is filtered by a first low-pass filter 21 and applied to a control input 23 of the first oscillator 16. Likewise, the oscillator signal of the first oscillator 16, shifted 90° by a second delay element 19, is applied to a second input of the second adder circuit 15. The sum of the signals applied to the two inputs of the second adder circuit 15 is applied to a first input of a second phase comparator circuit 24 to compare it with the oscillator signal of the second oscillator 17, which oscillator signal is applied to a second input of the second phase comparator circuit 24. The output signal of the second phase comparator circuit 24, which is also a measure of the phase difference between the two input signals applied thereto, if filtered by a second low-pass filter 25 and applied to a control input 26 of the second oscillator 17. The oscillator signals of the two oscillators 16 and 17 are further applied to a combining circuit 27, which is loaded by an impedance 28. Impedance 28 may be, for example, a transmitting aerial or the input impedance of an output circuit--not shown--which is to be connected to output terminal 29. Further power amplification and conversion, if necessary, to a desired radio frequency band, is carried out in this output circuit.
The arrangement shown in FIG. 2a will now be further explained, reference also being made to the vector diagram shown in FIG. 2b. Let the oscillator signal of oscillator 16 be v'k and the oscillator signal of oscillator 17 be v'g. In addition, let the desired signal vector v be applied at a low power, in correspondence with OQPSK modulation, to input terminal 13. The signal at the output of adder circuit 14 is then equal to v+v'g e(-jπ)/2. In response to the phase control in control loop 17, 24, 25, the signal v'g is subjected to a 90° phase shift with respect to the signal vg, so v'g =vg exp(-j π/2). It therefore holds that:
v+v'.sub.g e(-jπ/2)=v-v.sub.g =v.sub.k
In a similar manner it holds that:
v+v'.sub.k e(-jπ/2)=v-v.sub.k =v.sub.g
So, when the voltages vk and vg are generated from v, v'k and v'g then it is effected, by means of the two phase loops, that the output voltages v'g and v'k, respectively, remain at a 90° angle with respect to the input voltages vg and vk, respectively.
To generate high power, the input signal v, is supplied, at a low power, to high power oscillators, or, for example, an oscillator followed by a class-C amplifier controlled by this low-power input signal. An advantage is that co-operation of the two oscillators creates the possibility to introduce not only phase variations but also amplitude variations in the output signals, while the amplitudes of the signals to be amplified are constant, so that the non-linear amplitude transfer function of the components, for example class-C amplifiers, is no longer important.
The following points should be considered when implementing a circuit for the arrangement shown in FIG. 2a. For a proper operation, it is necessary that the phase loop can react quickly to variations in the input signal. The bandwidths of the low-pass filters 21 and 25 must therefore be relatively large. In addition, the loop gain must preferably also be large to keep deviations from the desired phase angles of 90° at a minimum. When this circuit is used to generate high power, the delay elements 18 and 19 must also comprise attenuators. It was further found that a 5:3 ratio between the amplitudes of vg and vk is an advantageous ratio. In that case an average of approximately 75% of the total power is produced by oscillator 17 and approximately 25% by oscillator 16.
The output voltages v'k and v'g must be added together in a fixed ratio by output circuit 27. This is, for example, realized by connecting--as shown in FIG. 2c--the output of oscillator 16 to connecting point 32 via a coupling impedance 30 and the output of oscillator 17 also to connecting point 32 via a coupling impedance 31. In order to ensure that the components v'g and v'k contribute in the desired ratio towards the output signal, the coupling impedances 30 and 31 must be accurately equal to each other.
A disadvantage of the arrangement shown in FIG. 2a is that the precision which is required with respect to the equality of the coupling impedance 30 and 31 in the high-frequency range is difficult to realize. This results in noise components being introduced into the spectrum of the output signal. A further disadvantage is that, even when the coupling impedances 30 and 31 are perfectly equal to each other, difficulties may still occur as a result of the so-called interaction effect of the two oscillators 16 and 17. This is caused by the fact that, in general, the output voltage produced by an oscillator depends on the impedance by which it is loaded. Therefore, in FIG. 2a the impedance by which one oscillator is loaded depends on the voltage produced by the other oscillator. A phase control of oscillator 17, for example, will therefore produce a voltage variation in the oscillator 16. This effect is indeed reduced by the negative feed-back provided, but the magnitude of this interaction effect must be taken into consideration when rating the loop gain to be introduced therein, in order to be able to obtain the required precision.
The second embodiment of an arrangement for amplifying a modulated carrier signal is shown in FIG. 3a. In the embodiment shown in FIG. 2a, the information required for the two phase controls was derived directly from the output voltages of the individual oscillators, but in the second embodiment this information is derived from a point where the two components have already been combined, i.e. after assembly in an output circuit 33 at output 29. The relevant information must then be selected from the composite signal for each of the two oscillators. To this end, the phase of the oscillator signal v'k, produced by oscillator 16, is controlled in such manner that the amplitude of output signal r is correct and the phase of the oscillator signal v'g, produced by oscillator 17, is controlled in such manner that the phase of output signal r with respect to v is correct (90°). The first-mentioned object is accomplished by applying output signal r, after detection by a first amplitude detector 34 (for example a rectifier circuit), to an amplitude comparator circuit 35, to compare this output signal with the input signal v, which was processed by an amplitude detector 36. The oscillator 16 is adjusted to the correct value by means of the difference signal from amplitude-comparator circuit 35, which is applied to it via a low-pass filter 21. Simultaneously, the output signal r is compared with the input signal v in phase comparator circuit 24 and when there is deviation from the desired phase relationship of 90°, oscillator 17 is readjusted by applying the output signal of phase comparator circuit 24, after filtering in a low-pass filter 25, to the control input of oscillator 17. In this manner the resultant output signal r is made equal to the signal vector v, required for OQPSK-modulation, with the aid of phase and amplitude control from the final stage.
FIG. 3b shows an embodiment of the output circuit 33 of the arrangement as shown in FIG. 3a. The output signal v'k from oscillator 16, which is of constant amplitude, is amplified by a class-C amplifier 37 and added to the output signal v'g from oscillator 17, also amplified by a class-C amplifier 38, by means of coupling impedances 39 and 40.
As mentioned in the foregoing, phase variations which are passed on to coupling impedance 40 via class-C amplifier 38, are introduced in oscillator 17 in synchronism with the information frequencies. In response thereto, the output impedance of class-C amplifier 37 varies and, as a result thereof, the composition of the higher harmonics changes. This means that the shape of the output signal is changed in such manner that the amplitude and the phase of the resulting signal r cannot be taken into account in the desired manner without further measures at the feedback. This produces extra side bands in the vicinity of the central frequency, that is to say an unwanted widening of the spectrum to be transmitted. In order to prevent this, a low-pass filter having a cut-off frequency of, for example 1.5 times the carrier frequency, may be included in the feedback leads 42, 43. As will be apparent from FIG. 3b only one low-pass filter 41 is used, namely by arranging it between the common junction point of the coupling impedances 39 and 40 and the load impedance 28. This has the additional advantage that the higher harmonics in the output signal are also suppressed.
Separation networks 44 and 45 may be included in the return lines of the arrangement shown in FIG. 3a, the main object being the prevention of non-linear impedances in parallel with the output impedance 28. As shown in FIG. 3c, each separation network 44 and 45 comprises an isolation amplifier 46 and a coupling network consisting of a capacitor 47 in series with the return line and a resistor 48 between the input of amplifier 46 and ground.
The following should be noted as regards the implementation of the arrangement shown in FIG. 3a.
The arrangement shown in FIG. 3a is based on a simultaneous modulation of amplitude and phase. Requirements must be imposed on the synchronization of phase and amplitude modulation. Let the desired amplitude be a(t) and the desired phase θ (t), then in agreement with the input signal v(t):
If there is a time difference τ between a(t) and θ(t) then the output signal is given by
which will produce unwanted side bands in the transmitted spectrum. From a worst-case analysis, it appears that in order to keep the amplitude of the first component, which is located outside the desired spectrum, approximately 80 dB below the nominal amplitude, fb τ must be less than 10-3. For fb =16 kb/s this means that τ<60 ns, wherein fb is the bit frequency of the digital information signal. In practice, the time delays τo and τo ', respectively, of low-pass filters 21 and 25, respectively, which each have a cut-off frequency of approximately 5×fb, are of importance.
However, because of the feedback 1/(A1 +1) and 1/(A2 +1), respectively, the actual time delays τ1 and τ2, respectively, are smaller, where A1 is the loop gain in the loop formed by the elements 21, 16, 42, 34 and 35 and A2 is the loop gain in the loop formed by the elements 25, 17, 43 and 24.
When τ1 =τ2, then there is only a constant delay between the signals r and v. When τ1 and τ2 differ, then, in correspondence with the foregoing, in order to obtain 80 dB suppression, the following condition must be satisfied: ##EQU1## When the cut-off frequency of the low-pass filters 21 and 25 is chosen equal to five times the bit rate then the condition
τ.sub.0 =τ.sub.0 '=(10πf.sub.b).sup.-1
changes into ##EQU2## which can be easily satisfied.
As was described for the arrangement shown in FIG. 2a, the 5:3 ratio between the amplitude of v'g and v'k is an advantageous ratio. This also holds for FIG. 3a. However, if so desired, the stability of the loop of which oscillator 16 forms a part, can be increased by choosing a greater amplitude for v'k. As will be apparent from the vector diagram shown in FIG. 1b, this reduces the required variation of the angle between vg and vk. The stability of the loop of which oscillator 17 forms a part, is only endangered when the amplitude of the input signal becomes too small. As is also apparent from FIG. 1b, this is avoided as the signal vector is always in an area for which it holds: |v|>R1. So, choosing a higher value of vk has an advantageous influence on the first-mentioned loop, while the stability of the last-mentioned loop is not endangered.
If so required, v'k may be chosen equal to v'g, although this will not be so desirable because of the fact that then two high-power oscillators are required.
FIG. 4 shows a variant of the embodiment shown in FIG. 3a; more particularly, in accordance with this FIG. 4, the amplitude difference between the signal vectors v and r is not measured by means of two amplitude detectors (34, 36) but rather by means of a modulator 46. The signal vectors v and r have almost the same phase and consequently the difference between the two (high-frequency) components, which difference is available at the output of amplitude comparator circuit 35, may be applied to the modulator 46 to which a carrier is applied which has approximately the same phase as v or r. The action of the fed-back VCO causes the carrier phase of r to differ by approximately 90° from the carrier phase of v. When a 90° shifting network 47 is used, the desired phase of the carrier for modulator 46 is obtained. The differential voltage detected by the modulator 46 is applied to low-pass filter 21 and processed in the manner described in the foregoing.
It should be noted that combining the output signals of the generator 16 and 17 can not only be carried out in the manner as shown, for example, in FIG. 2c, but that it can alternatively be done by means of a hybrid circuit. This results, however, in a loss of approximately 3 dB.
|US3873931 *||5. Okt. 1973||25. März 1975||Comstron Corp||FM demodulator circuits|
|US3896395 *||18. Juli 1974||22. Juli 1975||Bell Telephone Labor Inc||Linear amplification using quantized envelope components to phase reverse modulate quadrature reference signals|
|US3927379 *||8. Jan. 1975||16. Dez. 1975||Bell Telephone Labor Inc||Linear amplification using nonlinear devices and inverse sine phase modulation|
|US4178557 *||15. Dez. 1978||11. Dez. 1979||Bell Telephone Laboratories, Incorporated||Linear amplification with nonlinear devices|
|1||*||Cassera, F. A., et al., "Suppression of Interchannel Interferrence in FM Receivers", Canadian Communications and Power Conference, Montreal, Canada, Oct. 20-22, 1976, pp. 63-65.|
|Zitiert von Patent||Eingetragen||Veröffentlichungsdatum||Antragsteller||Titel|
|US4521745 *||3. Juni 1982||4. Juni 1985||British Telecommunications||Interactive non-hierarchical adaptively synchronized oscillator network and phase locked loop oscillator for use therein|
|US5287069 *||30. Okt. 1992||15. Febr. 1994||Fujitsu Limited||Constant-amplitude wave combination type amplifier|
|US5317284 *||8. Febr. 1993||31. Mai 1994||Hughes Aircraft Company||Wide band, low noise, fine step tuning, phase locked loop frequency synthesizer|
|US5329250 *||11. Febr. 1993||12. Juli 1994||Sanyo Electric Co., Ltd.||Double phase locked loop circuit|
|US5343169 *||25. März 1993||30. Aug. 1994||Sgs-Thomson Microelectronics S.A.||Frequency locked loop|
|US5719527 *||10. Mai 1993||17. Febr. 1998||British Technology Group Limited||Method and apparatus for amplifying, modulating and demodulating|
|US5990734 *||17. Dez. 1998||23. Nov. 1999||Datum Telegraphic Inc.||System and methods for stimulating and training a power amplifier during non-transmission events|
|US5990738 *||17. Dez. 1998||23. Nov. 1999||Datum Telegraphic Inc.||Compensation system and methods for a linear power amplifier|
|US6054894 *||19. Juni 1998||25. Apr. 2000||Datum Telegraphic Inc.||Digital control of a linc linear power amplifier|
|US6097615 *||26. Juli 1999||1. Aug. 2000||Ericsson Inc.||Power waveform synthesis using bilateral devices|
|US6133788 *||2. Apr. 1998||17. Okt. 2000||Ericsson Inc.||Hybrid Chireix/Doherty amplifiers and methods|
|US6147553 *||15. Jan. 1999||14. Nov. 2000||Fujant, Inc.||Amplification using amplitude reconstruction of amplitude and/or angle modulated carrier|
|US6181199||7. Jan. 1999||30. Jan. 2001||Ericsson Inc.||Power IQ modulation systems and methods|
|US6201452||10. Dez. 1998||13. März 2001||Ericsson Inc.||Systems and methods for converting a stream of complex numbers into a modulated radio power signal|
|US6285251||17. Aug. 2000||4. Sept. 2001||Ericsson Inc.||Amplification systems and methods using fixed and modulated power supply voltages and buck-boost control|
|US6311046||10. Dez. 1998||30. Okt. 2001||Ericsson Inc.||Linear amplification systems and methods using more than two constant length vectors|
|US6313703||2. März 2000||6. Nov. 2001||Datum Telegraphic, Inc||Use of antiphase signals for predistortion training within an amplifier system|
|US6369651||22. März 2001||9. Apr. 2002||Ericsson Inc.||Bidirectional direct current power conversion circuits and methods|
|US6411655||18. Dez. 1998||25. Juni 2002||Ericsson Inc.||Systems and methods for converting a stream of complex numbers into an amplitude and phase-modulated radio power signal|
|US6889034||14. Dez. 1999||3. Mai 2005||Ericsson Inc.||Antenna coupling systems and methods for transmitters|
|US7199650||29. Juni 2005||3. Apr. 2007||Silicon Laboratories Inc.||Method and apparatus for reducing interference|
|US7292091||29. Juni 2005||6. Nov. 2007||Silicon Laboratories Inc.||Method and apparatus for reducing interference|
|US7761065||12. Jan. 2007||20. Juli 2010||Quantance, Inc.||RF power amplifier controller circuit with compensation for output impedance mismatch|
|US7777566||5. Febr. 2009||17. Aug. 2010||Quantance, Inc.||Amplifier compression adjustment circuit|
|US7783269||20. Sept. 2007||24. Aug. 2010||Quantance, Inc.||Power amplifier controller with polar transmitter|
|US7869542 *||5. Febr. 2007||11. Jan. 2011||Quantance, Inc.||Phase error de-glitching circuit and method of operating|
|US7876853||15. Apr. 2010||25. Jan. 2011||Quantance, Inc.||Phase error de-glitching circuit and method of operating|
|US7884666||29. Juni 2005||8. Febr. 2011||Silicon Laboratories Inc.||Method and apparatus for reducing interference|
|US7917105||14. Juni 2010||29. März 2011||Quantance, Inc.||RF power amplifier controller circuit with compensation for output impedance mismatch|
|US7917106||31. Jan. 2007||29. März 2011||Quantance, Inc.||RF power amplifier controller circuit including calibrated phase control loop|
|US7933570 *||4. Mai 2006||26. Apr. 2011||Quantance, Inc.||Power amplifier controller circuit|
|US8014735||6. Nov. 2007||6. Sept. 2011||Quantance, Inc.||RF power amplifier controlled by estimated distortion level of output signal of power amplifier|
|US8022761||11. Nov. 2008||20. Sept. 2011||Quantance, Inc.||Error driven RF power amplifier control with increased efficiency|
|US8032097||1. Febr. 2007||4. Okt. 2011||Quantance, Inc.||Amplitude error de-glitching circuit and method of operating|
|US8050638||20. Aug. 2010||1. Nov. 2011||Quantance, Inc.||Power amplifier controller with polar transmitter|
|US8095090||9. Jan. 2007||10. Jan. 2012||Quantance, Inc.||RF power amplifier controller circuit|
|US8179994||15. Apr. 2010||15. Mai 2012||Quantance, Inc.||Phase error de-glitching circuit and method of operating|
|US8208876||2. Febr. 2007||26. Juni 2012||Quantance, Inc.||Amplifier compression controller circuit|
|US8238853||24. Aug. 2011||7. Aug. 2012||Quantance, Inc.||Amplitude error de-glitching circuit and method of operating|
|US8260225||8. Apr. 2011||4. Sept. 2012||Quantance, Inc.||Power amplifier controller circuit|
|US8340604||24. Febr. 2011||25. Dez. 2012||Quantance, Inc.||RF power amplifier controller circuit including calibrated phase control loop|
|US8842704||28. Dez. 2011||23. Sept. 2014||Coherent, Inc.||Multiple phase-locked loops for high-power RF-power combiners|
|US9000838||30. Dez. 2012||7. Apr. 2015||Silicon Laboratories Inc.||Method and apparatus for reducing interference|
|US9013232||31. Dez. 2012||21. Apr. 2015||Silicon Laboratories Inc.||Method and apparatus for reducing interference|
|US9095041||31. Okt. 2007||28. Juli 2015||Silicon Laboratories Inc.||Method and apparatus for reducing interference|
|US20070184791 *||4. Mai 2006||9. Aug. 2007||Vikas Vinayak||Power amplifier controller circuit|
|US20070184793 *||12. Jan. 2007||9. Aug. 2007||Quantance, Inc.||RF Power Amplifier Controller Circuit With Compensation For Output Impedance Mismatch|
|US20070184794 *||31. Jan. 2007||9. Aug. 2007||Quantance, Inc.||RF Power Amplifier Controller Circuit Including Calibrated Phase Control Loop|
|US20070184795 *||1. Febr. 2007||9. Aug. 2007||Quantance, Inc.||Amplitude error de-glitching circuit and method of operating|
|US20070184796 *||2. Febr. 2007||9. Aug. 2007||Quantance, Inc.||Amplifier compression controller circuit|
|US20070218848 *||5. Febr. 2007||20. Sept. 2007||Quantance, Inc.||Phase error de-glitching circuit and method of operating|
|US20090068966 *||11. Nov. 2008||12. März 2009||Quantance, Inc.||Error Driven RF Power Amplifier Control with Increased Efficiency|
|US20090081968 *||20. Sept. 2007||26. März 2009||Vikas Vinayak||Power Amplifier Controller With Polar Transmitter|
|US20090117865 *||6. Nov. 2007||7. Mai 2009||Quantance, Inc.||Rf power amplifier controlled by estimated distortion level of output signal of power amplifier|
|US20100194476 *||5. Febr. 2009||5. Aug. 2010||Quantance, Inc.||Amplifier compression adjustment circuit|
|US20100201402 *||15. Apr. 2010||12. Aug. 2010||Quantance, Inc.||Phase Error De-Glitching Circuit and Method of Operating|
|US20100301934 *||14. Juni 2010||2. Dez. 2010||Quantance, Inc.||Rf power amplifier controller circuit with compensation for output impedance mismatch|
|US20100311365 *||20. Aug. 2010||9. Dez. 2010||Quantance, Inc.||Power Amplifier Controller With Polar Transmitter|
|WO1999052206A1 *||16. März 1999||14. Okt. 1999||Ericsson, Inc.||Hybrid chireix/doherty amplifiers power waveform synthesis|
|WO2013101609A1 *||19. Dez. 2012||4. Juli 2013||Coherent, Inc.||Multiple phase-locked loops for high-power rf-power combiners|
|US-Klassifikation||330/10, 331/2, 331/15, 330/103|
|Internationale Klassifikation||H03F1/32, H04B7/17, H04L27/36, H04B1/04, H03C1/00, H04L27/227, H03F3/24|
|Unternehmensklassifikation||H04B7/165, H04L27/2273, H03F1/3241, H03F3/24|
|Europäische Klassifikation||H04B7/165, H03F1/32P, H03F3/24, H04L27/227A3|
|28. Sept. 1983||AS||Assignment|
Owner name: U.S. PHILIPS CORPORATION 100 EAST 42ND ST., NEW YO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:DE JAGER, FRANK;REEL/FRAME:004173/0413
Effective date: 19810313
|6. Apr. 1987||FPAY||Fee payment|
Year of fee payment: 4
|22. Mai 1991||FPAY||Fee payment|
Year of fee payment: 8
|31. Mai 1995||FPAY||Fee payment|
Year of fee payment: 12