US4667404A - Method of interconnecting wiring planes - Google Patents
Method of interconnecting wiring planes Download PDFInfo
- Publication number
- US4667404A US4667404A US06/781,982 US78198285A US4667404A US 4667404 A US4667404 A US 4667404A US 78198285 A US78198285 A US 78198285A US 4667404 A US4667404 A US 4667404A
- Authority
- US
- United States
- Prior art keywords
- forming
- wiring plane
- wiring
- plane
- conductors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5382—Adaptable interconnections, e.g. for engineering changes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/485—Adaptation of interconnections, e.g. engineering charges, repair techniques
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0286—Programmable, customizable or modifiable circuits
- H05K1/0287—Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns
- H05K1/0289—Programmable, customizable or modifiable circuits having an universal lay-out, e.g. pad or land grid patterns or mesh patterns having a matrix lay-out, i.e. having selectively interconnectable sets of X-conductors and Y-conductors in different planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
Definitions
- This invention relates generally to the field of fabricating electrical connections for microelectronics apparatus, such as the connections between semiconductor chips or the connections between devices on a semiconductor integrated circuit chip. More specifically, it relates to personalization or customization of the electrical connections without the need for a customized metallization layer mask.
- This invention relates to the field of semiconductor processing technology, and specifically to the field of custom or semi-custom fabrication of semiconductor chip packages or integrated circuit chips.
- custom or semi-custom refers to microelectronics apparatus having devices, interconnections, etc. preformed in a regular or predetermined pattern, and interconnected, or not, as required for a custom use. Examples of such semi-custom apparatus includes master slice and master image wafers, and gate arrays.
- This invention may be used in the fabrication of integrated circuit chips to make electrical connections between the circuits on the chip, or in the fabrication of semiconductor chip packages to make electrical connections between integrated circuit chips thereon.
- the aforementioned problems are solved and the foregoing objects are met with the present invention by providing, for microelectronics apparatus, a method of fabricating customized connections between wiring planes on a substrate. It eliminates the necessity of creating multiple metallization layer masks for each specific integrated circuit chip or semiconductor chip package.
- the present invention provides a pair of wiring planes superposed on a substrate. A first wiring plane having multiple conductors is formed on the substrate. An insulating layer is formed that overlies the first wiring plane and electrically insulates the first wiring plane. A second wiring plane overlies the insulating layer and also has multiple conductors. Selected conductors of each wiring plane are electrically connected to selected conductors of the other wiring plane. Selected ones of the electrical connections between the first and second wiring planes are disconnected to customize the connections.
- FIG. 1 is a schematic illustration of some of the masks required to fabricate customized electrical connections, showing particularly exemplary metallization and contact opening masks that may be used to fabricate a wiring plane, at least in part;
- FIG. 2 is an elevated perspective view, in partial cross section, of a portion of a semiconductor chip package fabricated in accordance with the invention, and showing the interconnections between the wiring planes, which are separated by an insulating layer;
- FIG. 3 is a schematic diagram of the initial electrical connections between the first and second wiring planes.
- FIG. 4 is a schematic diagram of the electrical connections between the first and second wiring planes for an exemplary customized semiconductor chip package or integrated circuit chip.
- FIG. 1 illustrates some of the series of masks required to fabricate typical metallization layers and electrical connections on a substrate S, including the dedicated metallization masks M1, M2, and the contact opening mask, which are used to fabricate the metal conductors. These sets of masks are different for every different custom chip or package.
- the present invention is an improvement over the prior art since it provides a method of fabricating customized connections which eliminates the need for sets of dedicated metallization layer masks for each custom chip or package. Instead, the same metallization layer masks are used for every chip or package to electrically connect selected conductors (or each conductor) of each wiring plane. The metallization circuit is later customized by breaking or electrically disconnecting selected connections.
- the substrate S represents the substrate or wafer onto which the circuits forming the integrated circuit chip have been fabricated, or the substrate onto which wiring planes may be fabricated to interconnect integrated circuit chips into a package.
- a first wiring plane 10 overlies the substrate S and comprises a plurality of spaced first conductors 11. In the illustrated embodiment these conductors are parallel to one another and are disposed across the entire surface of the substrate. If the substrate is an integrated circuit chip, the conductors are selectively connected to predetermined ones of the circuits therein through well known techniques. If the substrate is a semiconductor chip package, each conductor may terminate in a pad 18 for making electrical connection to the terminals of an integrated circuit chip or other electrical device, as shown.
- first conductors 11 At predetermined spaced locations the first conductors 11 have L-shaped projections or interconnecting links 14. Each link extends perpendicularly outward from the first conductor and is in electrical circuit therewith. Each is typically fabricated simultaneously with the first conductors 11 as an integral part of the first wiring plane 10, and overlies the substrate S.
- the first wiring plane 10 will be fabricated using a thin film deposition technique, such as sputtering, to coat the entire substrate with a conductive layer, such as aluminum, and photolithography, or other conventional techniques, are used to define the individual conductors as shown in FIG. 2.
- a thin film deposition technique such as sputtering
- a conductive layer such as aluminum
- photolithography, or other conventional techniques are used to define the individual conductors as shown in FIG. 2.
- this pattern of parallel lines and L-shape projections is formed by depositing a layer of photoresist on the layer of aluminum, exposing selected portions of the photoresist through a mask, and etching the same using conventional methods to expose corresponding portions of the aluminum for removal by etching.
- a second wiring plane 30 is formed that overlies the insulating layer 20.
- This second wiring plane like the first wiring plane, also comprises a plurality of spaced, parallel conductors 31. In the illustrated embodiment each of these second conductors is disposed across the entire surface of the integrated circuit at an angle of 90° with respect to the conductors 11 of the first wiring plane 10.
- the second conductors 31 may be formed using the same techniques described above for the first wiring plane. Each second conductor overlies the surface of the insulating layer 20 and the interconnection links 14 exposed by the openings 22 in the insulating layer. Thus, each conductor of each wiring plane is initially electrically connected to each conductor of the other wiring plane.
- FIG. 3 schematically illustrates these initial electrical interconnections between the conductors of the first wiring plane 10 and those of the second wiring plane 30.
- interconnection links may be selectively broken, as shown in FIG. 2 at gaps 40 between the interconnection link 14 and second conductor 31.
- This electrical disconnection or open circuit does not affect the electrical continuity of the remaining portions of the individual conductors in the wiring plane, and any exposed conductor surface may be electrically disconnected to achieve the desired circuit personalization or customization.
- a schematic diagram illustrating such a custom circuit is shown in FIG. 4 with electrical disconnections shown at reference numeral 40.
- the array may be customized by opening the circuit at selected ones of the interconnection links by suitable means, such as laser deletion means L.
- interconnecting links may be formed and electrically connected to the second conductors, in a manner similar to those associated with the first conductor.
- only selected ones of the conductors of the first and second wiring planes are electrically connected to each other; however, all connections are made when the second wiring plane is formed for later selected disconnection. This is used in those portions of the circuit where customization is minimal, such as a power supply.
- a benefit obtained in accordance with the invention is that large quantities of custom or semi-custom semiconductor chip packages or integrated circuit chips may be prefabricated through the fabrication of one or more metallization layers, with selected conductor in one plane electrically connected to the conductors in an adjacent plane. (The invention is not limited to two wiring planes, and may be expanded to multiple levels.) Each chip or package may then be customized by simply deleting selected interconnections between the wiring planes, without the necessity of preparing a unique set of metallization masks for each custom design.
Abstract
A microelectronics apparatus and a method of fabricating customized connections between wiring planes superposed on a substrate is disclosed. A first wiring plane having multiple conductors is formed upon the substrate. An insulating layer is formed that overlies and electrically insulates the first wiring plane. A second wiring plane having multiple conductors is formed above the insulating layer by forming multiple conductors that are electrically connected to the first wiring plane with selected conductors of the first wiring plane being electrically connected to selected conductors of the second wiring plane. The connections may be modified by breaking selected ones of the electrical connections between the first and second wiring planes to customize the electrical interconnections.
Description
This invention relates generally to the field of fabricating electrical connections for microelectronics apparatus, such as the connections between semiconductor chips or the connections between devices on a semiconductor integrated circuit chip. More specifically, it relates to personalization or customization of the electrical connections without the need for a customized metallization layer mask.
This invention relates to the field of semiconductor processing technology, and specifically to the field of custom or semi-custom fabrication of semiconductor chip packages or integrated circuit chips. In the present context, the term custom or semi-custom refers to microelectronics apparatus having devices, interconnections, etc. preformed in a regular or predetermined pattern, and interconnected, or not, as required for a custom use. Examples of such semi-custom apparatus includes master slice and master image wafers, and gate arrays. This invention may be used in the fabrication of integrated circuit chips to make electrical connections between the circuits on the chip, or in the fabrication of semiconductor chip packages to make electrical connections between integrated circuit chips thereon.
It is current practice for manufacturers to fabricate circuits on an integrated circuit chip wafer to the point where the only remaining processing steps are the formation of metallization layers to electrically connect the circuits. This partially completed wafer is then placed in inventory until it is sold to the ultimate customer as a semi-custom integrated circuit. The integrated circuit is then customized with the specification of particular metallization masks and the formation of the specific metallization layers which electrically connect the circuits to respond in the manner desired by the customer. A computer aided design program may be used to personalize the integrated circuits and to aid in defining or forming the final metallization mask, as is well known in the industry.
The time, effort and expense required to produce these metallization layer masks is significant, because each of the several metallization layer masks must be custom designed for each different type of integrated circuit or semiconductor chip package. This inherently leads to problems in design, prototype fabrication, manufacture, and testing, and each of these problems must be solved for each semi-custom circuit or package. In addition, the integrated circuit wafer or semiconductor chip package is at a higher risk of being damaged during the last processing steps needed to personalize the connections because each of the multiple step metallization processes is unique for each different semi-custom circuit. Another problem and added expense is the difficulty in producing satisfactory test devices that adequately test each circuit without first fabricating an entire mask. Thus, if any slight modifications in design are indicated after prototypes are produced, an entirely new mask must be produced, the fabrication processes must be repeated, and the test apparatus or program must be redesigned.
In accordance with the foregoing, it is an object of the present invention to provide a microelectronics apparatus, such as an integrated circuit chip or a semiconductor chip package, and a method for interconnecting wiring planes thereon.
It is another object of the present invention to provide a microelectronics apparatus and method of making it that eliminates the necessity of fabricating a unique set of metallization masks for each different semi-custom apparatus.
It is a still further object of the present invention to permit the manufacturer of the microelectronics apparatus to include multiple, connected wiring planes that may subsequently be personalized with a minimum of processing steps.
It is a still further object of the present invention to be able to produce prototype and final semicustom microelectronics apparatus without having to produce an entirely new mask if design changes are indicated.
The aforementioned problems are solved and the foregoing objects are met with the present invention by providing, for microelectronics apparatus, a method of fabricating customized connections between wiring planes on a substrate. It eliminates the necessity of creating multiple metallization layer masks for each specific integrated circuit chip or semiconductor chip package. The present invention provides a pair of wiring planes superposed on a substrate. A first wiring plane having multiple conductors is formed on the substrate. An insulating layer is formed that overlies the first wiring plane and electrically insulates the first wiring plane. A second wiring plane overlies the insulating layer and also has multiple conductors. Selected conductors of each wiring plane are electrically connected to selected conductors of the other wiring plane. Selected ones of the electrical connections between the first and second wiring planes are disconnected to customize the connections.
For a more complete understanding of this invention, reference should now be had to the embodiment illustrated in greater detail in the accompanying drawings and described below by way of an example of the invention. In the drawings:
FIG. 1 is a schematic illustration of some of the masks required to fabricate customized electrical connections, showing particularly exemplary metallization and contact opening masks that may be used to fabricate a wiring plane, at least in part;
FIG. 2 is an elevated perspective view, in partial cross section, of a portion of a semiconductor chip package fabricated in accordance with the invention, and showing the interconnections between the wiring planes, which are separated by an insulating layer;
FIG. 3 is a schematic diagram of the initial electrical connections between the first and second wiring planes; and
FIG. 4 is a schematic diagram of the electrical connections between the first and second wiring planes for an exemplary customized semiconductor chip package or integrated circuit chip.
While the present invention will be described more fully hereinafter with reference to the accompanying drawings, in which a particular embodiment is shown, it is to be understood at the outset that persons skilled in the art may modify the invention herein described while still achieving the favorable results of this invention. Accordingly, the description which follows is to be understood as a broad teaching disclosure directed to persons skilled in the appropriate arts, and not as limiting upon the present invention.
Basic integrated circuit processing technology is well known and interested readers are referred to any one of several text books, such as that authored by Douglas J. Hamilton and William G. Howard entitled Basic Integrated Circuit Engineering published by McGraw Hill, Inc., 1975. FIG. 1 illustrates some of the series of masks required to fabricate typical metallization layers and electrical connections on a substrate S, including the dedicated metallization masks M1, M2, and the contact opening mask, which are used to fabricate the metal conductors. These sets of masks are different for every different custom chip or package.
The present invention is an improvement over the prior art since it provides a method of fabricating customized connections which eliminates the need for sets of dedicated metallization layer masks for each custom chip or package. Instead, the same metallization layer masks are used for every chip or package to electrically connect selected conductors (or each conductor) of each wiring plane. The metallization circuit is later customized by breaking or electrically disconnecting selected connections.
Referring to FIG. 2, the substrate S represents the substrate or wafer onto which the circuits forming the integrated circuit chip have been fabricated, or the substrate onto which wiring planes may be fabricated to interconnect integrated circuit chips into a package. A first wiring plane 10 overlies the substrate S and comprises a plurality of spaced first conductors 11. In the illustrated embodiment these conductors are parallel to one another and are disposed across the entire surface of the substrate. If the substrate is an integrated circuit chip, the conductors are selectively connected to predetermined ones of the circuits therein through well known techniques. If the substrate is a semiconductor chip package, each conductor may terminate in a pad 18 for making electrical connection to the terminals of an integrated circuit chip or other electrical device, as shown.
At predetermined spaced locations the first conductors 11 have L-shaped projections or interconnecting links 14. Each link extends perpendicularly outward from the first conductor and is in electrical circuit therewith. Each is typically fabricated simultaneously with the first conductors 11 as an integral part of the first wiring plane 10, and overlies the substrate S.
It is contemplated that the first wiring plane 10 will be fabricated using a thin film deposition technique, such as sputtering, to coat the entire substrate with a conductive layer, such as aluminum, and photolithography, or other conventional techniques, are used to define the individual conductors as shown in FIG. 2. For example, this pattern of parallel lines and L-shape projections is formed by depositing a layer of photoresist on the layer of aluminum, exposing selected portions of the photoresist through a mask, and etching the same using conventional methods to expose corresponding portions of the aluminum for removal by etching.
After the first wiring plane 10 has been fabricated, a layer of insulating material 20, such as silicon dioxide, silicon nitride, silicon polyimide or other equivalent, is then formed over the first wiring plane 10 and any of the substrate S that may be exposed. Openings 22 are defined in the insulating layer at selected locations to expose selected portions of the underlying first wiring plane 10. In this preferred embodiment the openings 22 are formed to expose portions of the conductors 11 and more specifically portions of the interconnecting links 14, to accommodate electrical connections thereto. This is accomplished in accordance with the methods discussed above to fabricate the first wiring plane 10, including the steps of photoresist application, exposure, and etching.
After the openings 22 have been formed in the insulating layer, a second wiring plane 30 is formed that overlies the insulating layer 20. This second wiring plane, like the first wiring plane, also comprises a plurality of spaced, parallel conductors 31. In the illustrated embodiment each of these second conductors is disposed across the entire surface of the integrated circuit at an angle of 90° with respect to the conductors 11 of the first wiring plane 10.
The second conductors 31 may be formed using the same techniques described above for the first wiring plane. Each second conductor overlies the surface of the insulating layer 20 and the interconnection links 14 exposed by the openings 22 in the insulating layer. Thus, each conductor of each wiring plane is initially electrically connected to each conductor of the other wiring plane. FIG. 3 schematically illustrates these initial electrical interconnections between the conductors of the first wiring plane 10 and those of the second wiring plane 30.
These interconnection links may be selectively broken, as shown in FIG. 2 at gaps 40 between the interconnection link 14 and second conductor 31. This electrical disconnection or open circuit does not affect the electrical continuity of the remaining portions of the individual conductors in the wiring plane, and any exposed conductor surface may be electrically disconnected to achieve the desired circuit personalization or customization. A schematic diagram illustrating such a custom circuit is shown in FIG. 4 with electrical disconnections shown at reference numeral 40. Thus, while every conductor in the first wiring plane is initially electrically connected to every conductor in the second wiring plane, the array may be customized by opening the circuit at selected ones of the interconnection links by suitable means, such as laser deletion means L.
In other embodiments, interconnecting links may be formed and electrically connected to the second conductors, in a manner similar to those associated with the first conductor. In still other embodiments only selected ones of the conductors of the first and second wiring planes are electrically connected to each other; however, all connections are made when the second wiring plane is formed for later selected disconnection. This is used in those portions of the circuit where customization is minimal, such as a power supply.
A benefit obtained in accordance with the invention is that large quantities of custom or semi-custom semiconductor chip packages or integrated circuit chips may be prefabricated through the fabrication of one or more metallization layers, with selected conductor in one plane electrically connected to the conductors in an adjacent plane. (The invention is not limited to two wiring planes, and may be expanded to multiple levels.) Each chip or package may then be customized by simply deleting selected interconnections between the wiring planes, without the necessity of preparing a unique set of metallization masks for each custom design.
In the drawings and specification, there has been set forth a preferred embodiment of the invention, and although specific terms are employed, their use is in a generic and descriptive sense and not for purposes of limitation.
Claims (14)
1. For microelectronics apparatus, a method of fabricating customized connections between wiring planes, each plane having multiple conductors, the method comprising:
forming a first wiring plane having multiple conductors;
forming an insulating layer that overlies and electrically insulates the first wiring plane;
forming a second wiring plane that overlies the insulating layer by forming multiple conductors that are selectively electrically connected to the first wiring plane, selected conductors of each wiring plane being electrically connected to selected conductors of the other wiring plane; and
modifying said connections by electrically disconnecting selected ones of the electrical connections between the first and second wiring planes to customize the electrical connections.
2. The method of claim 1 wherein the step of forming a second wiring plane further comprises electrically connecting each conductor of each wiring plane to each conductor of the other wiring plane.
3. The method of claim 1 wherein the step of forming an insulating layer further comprises forming openings in said insulating layer at selected locations to expose portions of the conductors of the underlying first wiring plane to accommodate electrical connections therewith.
4. The method of claim 1 wherein the step of forming a first wiring plane comprises forming a plurality of generally parallel electrically conductive strips.
5. The method of claim 1 wherein the step of forming a first wiring plane comprises forming at predetermined locations along each of the conductors interconnection links that are in electrical circuit therewith.
6. The method of claim 1 wherein the step of forming a second wiring plane comprises forming a plurality of generally parallel electrically conductive strips.
7. The method of claim 4 wherein the step of forming a second wiring plane comprises forming a plurality of electrically conductive strips that are electrically connected to the interconnection links formed with the first wiring plane.
8. The method of claim 1 wherein the step of forming a second wiring plane comprises forming multiple conductors that are angularly oriented with respect to the multiple conductors of the first wiring plane.
9. The method of claim 1 wherein the step of forming a second wiring plane comprises electrically connecting the first and second wiring plane conductors proximate selected intersections between them.
10. The method of claim 5 wherein the step of modifying said connections comprises electrically disconnecting said first and second wiring planes by opening the circuit at an interconnection link.
11. A method of fabricating customized interconnections in an integrated circuit package or integrated circuit chip between wiring planes superposed on a substrate, each plane having multiple conductors, the method comprising
forming a first wiring plane upon the substrate by forming a plurality of generally parallel electrically conductive strips;
forming an insulating layer that overlies and electrically insulates the first wiring plane;
forming openings in said insulating layer at selected locations to expose selected portions of the underlying first wiring plane to accommodate electrical connections therewith;
forming a second wiring plane that overlies the insulating layer and makes electrical connection with the underlying first wiring plane by forming a plurality of generally parallel electrically conductive strips, each conductor of each wiring plane being electrically connected to each conductor of the other wiring plane; and
modifying said connections by electrically disconnecting selected ones of the electrical connections between the first and second wiring planes to customize the electrical interconnections.
12. The method of claim 11 wherein the step of forming a first wiring plane comprises forming at predetermined locations along each of the conductors interconnection links that are in electrical circuit therewith.
13. The method of claim 12 wherein the step of forming a second wiring plane comprises forming a plurality of strips that are electrically connected to the first wiring plane at the interconnecting links.
14. The method of claim 13 wherein the step of modifying said connections comprises electrically disconnecting selected one of the electrical connections proximate the interconnecting links.
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/781,982 US4667404A (en) | 1985-09-30 | 1985-09-30 | Method of interconnecting wiring planes |
| CA000519098A CA1250372A (en) | 1985-09-30 | 1986-09-25 | Microelectronics apparatus and a method of interconnecting wiring planes |
| JP61228499A JPS62122235A (en) | 1985-09-30 | 1986-09-29 | Formation of custom connection of microelectronic device |
| EP86307449A EP0218437A3 (en) | 1985-09-30 | 1986-09-29 | A microelectronics apparatus and method of interconnecting wiring planes |
| US07/017,628 US4764644A (en) | 1985-09-30 | 1987-02-24 | Microelectronics apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/781,982 US4667404A (en) | 1985-09-30 | 1985-09-30 | Method of interconnecting wiring planes |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US07/017,628 Division US4764644A (en) | 1985-09-30 | 1987-02-24 | Microelectronics apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| US4667404A true US4667404A (en) | 1987-05-26 |
Family
ID=25124551
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US06/781,982 Expired - Fee Related US4667404A (en) | 1985-09-30 | 1985-09-30 | Method of interconnecting wiring planes |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4667404A (en) |
| EP (1) | EP0218437A3 (en) |
| JP (1) | JPS62122235A (en) |
| CA (1) | CA1250372A (en) |
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4764644A (en) * | 1985-09-30 | 1988-08-16 | Microelectronics Center Of North Carolina | Microelectronics apparatus |
| WO1989000374A1 (en) * | 1987-06-30 | 1989-01-12 | Svensson Lars Goeran | A method for producing a circuit board and a circuit-board preform for use in carrying out the method |
| US4899439A (en) * | 1989-06-15 | 1990-02-13 | Microelectronics And Computer Technology Corporation | Method of fabricating a high density electrical interconnect |
| US5060116A (en) * | 1990-04-20 | 1991-10-22 | Grobman Warren D | Electronics system with direct write engineering change capability |
| US5081561A (en) * | 1988-02-19 | 1992-01-14 | Microelectronics And Computer Technology Corporation | Customizable circuitry |
| US5247735A (en) * | 1991-12-18 | 1993-09-28 | International Business Machines Corporation | Electrical wire deletion |
| US5585602A (en) * | 1995-01-09 | 1996-12-17 | Massachusetts Institute Of Technology | Structure for providing conductive paths |
| US5712192A (en) * | 1994-04-26 | 1998-01-27 | International Business Machines Corporation | Process for connecting an electrical device to a circuit substrate |
| US5727231A (en) * | 1994-07-15 | 1998-03-10 | International Business Machines Corporation | Method for personalizing integrated circuit devices |
| US5920789A (en) * | 1994-10-11 | 1999-07-06 | Massachusetts Institute Of Technology | Technique for producing interconnecting conductive links |
| US5946552A (en) * | 1996-08-20 | 1999-08-31 | International Business Machines Corporation | Universal cost reduced substrate structure method and apparatus |
| US6191486B1 (en) | 1994-03-10 | 2001-02-20 | Massachusetts Institute Of Technology | Technique for producing interconnecting conductive links |
| US6429113B1 (en) | 1994-04-26 | 2002-08-06 | International Business Machines Corporation | Method for connecting an electrical device to a circuit substrate |
| US20030231474A1 (en) * | 2002-06-14 | 2003-12-18 | Boggs David W. | PCB method and apparatus for producing landless interconnects |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63122241A (en) * | 1986-11-12 | 1988-05-26 | Nec Corp | Manufacture of semiconductor device |
| US5074037A (en) * | 1989-12-01 | 1991-12-24 | Oerlikon-Contraves Ag | Process for producing electrical connections on a universal substrate |
| US5367764A (en) * | 1991-12-31 | 1994-11-29 | Tessera, Inc. | Method of making a multi-layer circuit assembly |
| EP0619935B1 (en) * | 1991-12-31 | 1998-05-13 | Tessera, Inc. | Multi-layer circuit construction methods and structures with customization features and components for use therein |
| US5282312A (en) * | 1991-12-31 | 1994-02-01 | Tessera, Inc. | Multi-layer circuit construction methods with customization features |
Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3142112A (en) * | 1960-03-30 | 1964-07-28 | Hughes Aircraft Co | Method of making an electrical interconnection grid |
| US3525617A (en) * | 1965-07-13 | 1970-08-25 | Int Computers & Tabulators Ltd | Method of making electrical circuit structure for electrical connections between components |
| US3564115A (en) * | 1967-12-08 | 1971-02-16 | Ferranti Ltd | Electrical interconnection grids |
| US3777221A (en) * | 1972-12-18 | 1973-12-04 | Ibm | Multi-layer circuit package |
| US3846166A (en) * | 1971-09-25 | 1974-11-05 | Hitachi Ltd | Method of producing multilayer wiring structure of integrated circuit |
| US3917983A (en) * | 1973-11-12 | 1975-11-04 | Bunker Ramo | Multiwafer electrical circuit construction and method of making |
| GB1425373A (en) * | 1972-05-18 | 1976-02-18 | Ericsson Telefon Ab L M | Thick film electrical circuits |
| US3959579A (en) * | 1974-08-19 | 1976-05-25 | International Business Machines Corporation | Apertured semi-conductor device mounted on a substrate |
| US4371744A (en) * | 1977-10-03 | 1983-02-01 | Compagnie Internationale Pour L'informatique Cii-Honeywell Bull (Societe Anonyme) | Substrate for interconnecting electronic integrated circuit components having a repair arrangement enabling modification of connections to a mounted chip device |
| US4426548A (en) * | 1981-02-13 | 1984-01-17 | Hitachi, Ltd. | Multilayer wiring structure |
| US4458297A (en) * | 1981-01-16 | 1984-07-03 | Mosaic Systems, Inc. | Universal interconnection substrate |
| US4467400A (en) * | 1981-01-16 | 1984-08-21 | Burroughs Corporation | Wafer scale integrated circuit |
| US4484215A (en) * | 1981-05-18 | 1984-11-20 | Burroughs Corporation | Flexible mounting support for wafer scale integrated circuits |
| US4487993A (en) * | 1981-04-01 | 1984-12-11 | General Electric Company | High density electronic circuits having very narrow conductors |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2122475B2 (en) * | 1971-05-06 | 1975-12-04 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Multi-layer printed circuit board using thick film technology for wiring integrated semiconductor components |
| US4245273A (en) * | 1979-06-29 | 1981-01-13 | International Business Machines Corporation | Package for mounting and interconnecting a plurality of large scale integrated semiconductor devices |
| JPS5756947A (en) * | 1980-09-22 | 1982-04-05 | Toshiba Corp | Semiconductor integrated circuit device |
| US4489364A (en) * | 1981-12-31 | 1984-12-18 | International Business Machines Corporation | Chip carrier with embedded engineering change lines with severable periodically spaced bridging connectors on the chip supporting surface |
| JPS60142545A (en) * | 1983-12-27 | 1985-07-27 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Multilayer composite structure |
| JPS6218732A (en) * | 1985-07-15 | 1987-01-27 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | Integrated circuit and individualization thereof |
-
1985
- 1985-09-30 US US06/781,982 patent/US4667404A/en not_active Expired - Fee Related
-
1986
- 1986-09-25 CA CA000519098A patent/CA1250372A/en not_active Expired
- 1986-09-29 EP EP86307449A patent/EP0218437A3/en not_active Withdrawn
- 1986-09-29 JP JP61228499A patent/JPS62122235A/en active Pending
Patent Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3142112A (en) * | 1960-03-30 | 1964-07-28 | Hughes Aircraft Co | Method of making an electrical interconnection grid |
| US3525617A (en) * | 1965-07-13 | 1970-08-25 | Int Computers & Tabulators Ltd | Method of making electrical circuit structure for electrical connections between components |
| US3564115A (en) * | 1967-12-08 | 1971-02-16 | Ferranti Ltd | Electrical interconnection grids |
| US3846166A (en) * | 1971-09-25 | 1974-11-05 | Hitachi Ltd | Method of producing multilayer wiring structure of integrated circuit |
| GB1425373A (en) * | 1972-05-18 | 1976-02-18 | Ericsson Telefon Ab L M | Thick film electrical circuits |
| US3777221A (en) * | 1972-12-18 | 1973-12-04 | Ibm | Multi-layer circuit package |
| US3917983A (en) * | 1973-11-12 | 1975-11-04 | Bunker Ramo | Multiwafer electrical circuit construction and method of making |
| US3959579A (en) * | 1974-08-19 | 1976-05-25 | International Business Machines Corporation | Apertured semi-conductor device mounted on a substrate |
| US4371744A (en) * | 1977-10-03 | 1983-02-01 | Compagnie Internationale Pour L'informatique Cii-Honeywell Bull (Societe Anonyme) | Substrate for interconnecting electronic integrated circuit components having a repair arrangement enabling modification of connections to a mounted chip device |
| US4458297A (en) * | 1981-01-16 | 1984-07-03 | Mosaic Systems, Inc. | Universal interconnection substrate |
| US4467400A (en) * | 1981-01-16 | 1984-08-21 | Burroughs Corporation | Wafer scale integrated circuit |
| US4426548A (en) * | 1981-02-13 | 1984-01-17 | Hitachi, Ltd. | Multilayer wiring structure |
| US4487993A (en) * | 1981-04-01 | 1984-12-11 | General Electric Company | High density electronic circuits having very narrow conductors |
| US4484215A (en) * | 1981-05-18 | 1984-11-20 | Burroughs Corporation | Flexible mounting support for wafer scale integrated circuits |
Cited By (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4764644A (en) * | 1985-09-30 | 1988-08-16 | Microelectronics Center Of North Carolina | Microelectronics apparatus |
| WO1989000374A1 (en) * | 1987-06-30 | 1989-01-12 | Svensson Lars Goeran | A method for producing a circuit board and a circuit-board preform for use in carrying out the method |
| US5081561A (en) * | 1988-02-19 | 1992-01-14 | Microelectronics And Computer Technology Corporation | Customizable circuitry |
| US4899439A (en) * | 1989-06-15 | 1990-02-13 | Microelectronics And Computer Technology Corporation | Method of fabricating a high density electrical interconnect |
| US5060116A (en) * | 1990-04-20 | 1991-10-22 | Grobman Warren D | Electronics system with direct write engineering change capability |
| US5247735A (en) * | 1991-12-18 | 1993-09-28 | International Business Machines Corporation | Electrical wire deletion |
| US6191486B1 (en) | 1994-03-10 | 2001-02-20 | Massachusetts Institute Of Technology | Technique for producing interconnecting conductive links |
| US6541868B2 (en) | 1994-03-10 | 2003-04-01 | Massachusetts Institute Of Technology | Interconnecting conductive links |
| US6429113B1 (en) | 1994-04-26 | 2002-08-06 | International Business Machines Corporation | Method for connecting an electrical device to a circuit substrate |
| US5712192A (en) * | 1994-04-26 | 1998-01-27 | International Business Machines Corporation | Process for connecting an electrical device to a circuit substrate |
| US5727231A (en) * | 1994-07-15 | 1998-03-10 | International Business Machines Corporation | Method for personalizing integrated circuit devices |
| US5920789A (en) * | 1994-10-11 | 1999-07-06 | Massachusetts Institute Of Technology | Technique for producing interconnecting conductive links |
| US5585602A (en) * | 1995-01-09 | 1996-12-17 | Massachusetts Institute Of Technology | Structure for providing conductive paths |
| US5946552A (en) * | 1996-08-20 | 1999-08-31 | International Business Machines Corporation | Universal cost reduced substrate structure method and apparatus |
| US20030231474A1 (en) * | 2002-06-14 | 2003-12-18 | Boggs David W. | PCB method and apparatus for producing landless interconnects |
| WO2003107726A1 (en) * | 2002-06-14 | 2003-12-24 | Intel Corporation | A pcb method and apparatus for producing landless interconnects |
| US7084354B2 (en) * | 2002-06-14 | 2006-08-01 | Intel Corporation | PCB method and apparatus for producing landless interconnects |
| CN1729730B (en) * | 2002-06-14 | 2010-11-03 | 英特尔公司 | PCB method and apparatus for producing landless interconnects |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62122235A (en) | 1987-06-03 |
| EP0218437A2 (en) | 1987-04-15 |
| EP0218437A3 (en) | 1987-07-15 |
| CA1250372A (en) | 1989-02-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4764644A (en) | Microelectronics apparatus | |
| US4667404A (en) | Method of interconnecting wiring planes | |
| US5545904A (en) | Personalizable gate array devices | |
| US4924287A (en) | Personalizable CMOS gate array device and technique | |
| US5613296A (en) | Method for concurrent formation of contact and via holes | |
| EP0336026B1 (en) | Fabrication of customized integrated circuits | |
| US6222270B1 (en) | Integrated circuit bonding pads including closed vias and closed conductive patterns | |
| US6992376B2 (en) | Electronic package having a folded package substrate | |
| US4295149A (en) | Master image chip organization technique or method | |
| CA1236926A (en) | Method and structure for effecting engineering changes in a multiple device module package | |
| US5036380A (en) | Burn-in pads for tab interconnects | |
| US6104082A (en) | Metallization structure for altering connections | |
| US3795974A (en) | Repairable multi-level large scale integrated circuit | |
| US3771217A (en) | Integrated circuit arrays utilizing discretionary wiring and method of fabricating same | |
| US4234888A (en) | Multi-level large scale complex integrated circuit having functional interconnected circuit routed to master patterns | |
| US5111273A (en) | Fabrication of personalizable integrated circuits | |
| EP0210397A1 (en) | LSI circuits adaptable for custom design methods | |
| EP0182222B1 (en) | Semiconductor integrated circuit device constructed by polycell technique | |
| US3795975A (en) | Multi-level large scale complex integrated circuit having functional interconnected circuit routed to master patterns | |
| US4943841A (en) | Wiring structure for semiconductor integrated circuit device | |
| US3795973A (en) | Multi-level large scale integrated circuit array having standard test points | |
| US4652065A (en) | Method and apparatus for providing a carrier termination for a semiconductor package | |
| EP0021661A1 (en) | Semiconductor master-slice device | |
| US7648912B1 (en) | ASIC customization with predefined via mask | |
| US5610100A (en) | Method for concurrently forming holes for interconnection between different conductive layers and a substrate element or circuit element close to the substrate surface |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: MICROELECTRONICS CENTER OF NORTH CAROLINA, RESEARC Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:REISMAN, ARNOLD;OSBURN, CARLTON M.;REEL/FRAME:004512/0864 Effective date: 19851121 |
|
| AS | Assignment |
Owner name: MCNC, A CORP. OF NC Free format text: CHANGE OF NAME;ASSIGNOR:MICROELECTRONICS CENTER OF NORTH CAROLINA;REEL/FRAME:005388/0923 Effective date: 19900618 |
|
| FPAY | Fee payment |
Year of fee payment: 4 |
|
| FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| REMI | Maintenance fee reminder mailed | ||
| FPAY | Fee payment |
Year of fee payment: 8 |
|
| SULP | Surcharge for late payment | ||
| REMI | Maintenance fee reminder mailed | ||
| LAPS | Lapse for failure to pay maintenance fees | ||
| FP | Lapsed due to failure to pay maintenance fee |
Effective date: 19990526 |
|
| STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |