US5708263A - Photodetector array - Google Patents

Photodetector array Download PDF

Info

Publication number
US5708263A
US5708263A US08/600,706 US60070696A US5708263A US 5708263 A US5708263 A US 5708263A US 60070696 A US60070696 A US 60070696A US 5708263 A US5708263 A US 5708263A
Authority
US
United States
Prior art keywords
coupled
field effect
effect transistor
signal
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/600,706
Inventor
Hon-Sum Philip Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US08/600,706 priority Critical patent/US5708263A/en
Assigned to IBM CORPORATION reassignment IBM CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WONG, HON-SUM PHILIP
Application granted granted Critical
Publication of US5708263A publication Critical patent/US5708263A/en
Assigned to GLOBALFOUNDRIES U.S. 2 LLC reassignment GLOBALFOUNDRIES U.S. 2 LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to GLOBALFOUNDRIES INC. reassignment GLOBALFOUNDRIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GLOBALFOUNDRIES U.S. 2 LLC, GLOBALFOUNDRIES U.S. INC.
Anticipated expiration legal-status Critical
Assigned to GLOBALFOUNDRIES U.S. INC. reassignment GLOBALFOUNDRIES U.S. INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WILMINGTON TRUST, NATIONAL ASSOCIATION
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/14609Pixel-elements with integrated switching, control, storage or amplification elements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof

Definitions

  • This invention relates to photodector arrays for sensing radiant energy and more particularly to electrical circuitry in a photodetector array to read out photodetectors with fewer devices and with reduced noise.
  • CMOS imagers are inherently cheaper than conventional Charge Coupled Devices (CCD's) because CMOS imagers can be manufactured in conventional CMOS fabrication lines without any process modification.
  • CCD's Charge Coupled Devices
  • CMOS imagers are easier to design and build than CCD's which require an intimate knowledge of the device physics, the fabrication technology and the readout circuitry.
  • CMOS imager One embodiment of an active-pixel CMOS imager is described in a publication by S. K. Mendis et al., "A 128 ⁇ 128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems," Int'l Electron Devices Meeting, p. 583, 1993. Mendis et al. shows a single stage CCD imager incorporating an MOS photogate as the light sensitive element. The photo-charge collected below the photogate is transferred through a dc-biased transfer gate to a floating diffusion diode which is periodically reset to a power supply potential. The voltage on the floating diode is detected by a source follower circuit with a row-select switch.
  • the reset noise is removed by subtracting the signal level from the reset level obtained from the same pixel time, thus the kT/C noise of the reset switch is removed.
  • the reset level and the signal level are stored on two separate capacitors via two separate switches and two identical readout circuits. Further differential amplification at the multiplexed column output is required to complete the removal of reset noise.
  • an apparatus for sensing radiant energy comprising an array of photodetectors for generating charge in response to radiant energy and for transferring the charge to a respective semiconductor region on a semiconductor substrate, each photodetector having the semiconductor region coupled to the gate of a first field effect transistor, the drain of the first field effect transistor coupled to a first power supply lead, the source of the first field effect transistor coupled to the drain of a second field effect transistor, the gate of the second field effect transistor coupled to a first control signal for selecting the respective photodetector, the sources of a plurality of the second field effect transistors coupled together and to one side of a resistive load to provide an output, the other side of the resistive load coupled to a power supply lead.
  • the invention further provides an amplifier comprising a first capacitor and an inverter coupled in series and a second capacitor coupled in parallel to the inverter.
  • the inverter may be a CMOS inverter.
  • the gain of the amplifier may be adjusted by adjusting the values of the first and second capacitor.
  • the invention further provides a readout circuit for xy-addressable active-pixel CMOS imagers.
  • the readout circuit employs the same capacitor to clamp the reset level and to sample the signal level for the correlated double sampling operation.
  • the invention further provides a simple gain stage comprising a CMOS inverter, an input capacitor, and a feedback capacitor.
  • the gain stage is suitable for each column of a photodetector array and also provides a dynamic gain compression function which is programmable.
  • the invention further provides a CMOS or MOS image input device for computer peripherals for multimedia applications, communications and solid-state imaging.
  • FIG. 1 is one embodiment of the invention.
  • FIGS. 2A-2G show typical timing waveforms for operation of the embodiment of FIG. 1;
  • FIG. 3 is a graph of the output versus input transfer function of the gain stage shown in FIG. 1.
  • a photodetector array 10 for detecting radiant energy shown by arrows 6-9.
  • Photodetectors 11-14 are arranged in 2 rows and 2 columns to form a 2 ⁇ 2 array 10 which may be expanded to for example 1024 ⁇ 1024 by inserting additional rows and columns.
  • Photodetector 11 is shown in part in FIG. 1 as a cross-section view of a semiconductor substrate 16 having a layer 17 of p type material with a layer 18 thereover of p- type material.
  • Substrate 16 may be for example Si, SiGe, Ge, and GaAs.
  • a dielectric layer 20 such as silicon dioxide may be formed on the upper surface of layer 18.
  • a photogate 22 thin enough or of a material to pass radiant energy may be formed on dielectric layer 20.
  • An n+ type region 24 adjacent one side of photogate 22 may be formed in the upper surface of layer 18.
  • a transfer gate 26 may be formed on dielectric layer 20 adjacent said n+ type region 24.
  • An n+ type region 28 adjacent one side of transfer gate 26 may be formed on dielectric layer 20.
  • a reset gate 30 may be formed on dielectric layer 20 adjacent said n+ type region 28.
  • An n+ type region 32 may be formed in the upper surface of layer 18 adjacent reset gate 30. n+ type region 32 may be coupled to Voltage Source VDD.
  • Two n type transistors 34 and 36 which may be formed in an isolated p well are coupled in series, source to drain, with the drain of transistor 34 coupled over lead 35 to Voltage Source VDD and the source of transistor 36 coupled to lead 37 which is connected in common with the source of other transistors of other photodetectors in a column.
  • n+ region 28 is coupled over lead 39 to the gate electrode of transistor 34.
  • n+ region 28 may be a floating diode which holds the charge transferred via transfer gate 26 from beneath photogate 22.
  • Each photodetector 12-14 may be the same as photodetector 11 with corresponding reference numbers increased by 20 reference numbers with respect to the photodetector before it.
  • Signal PG is coupled over lead 101 to photogates 22, 42, 62 and 82.
  • Voltage V1 is coupled over lead 102 to transfer gates 26, 46, 66, and 86.
  • Voltage V1 may be a dc voltage intermediate of VDD and Vss.
  • Signal RESET1 may be coupled over lead 103 to reset gates 30 and 70, corresponding to row 1 of photodetector array 10.
  • Signal RESET2 may be coupled over lead 104 to reset gates 50 and 90 corresponding to row 2 of photodetector array 10.
  • Photogates 22, 42, 62 and 82 and the region below in layer 18 sense the image.
  • N+ regions 24 and 28 and gate 26 forms a field effect transistor which is dc-biased to transfer charge to n+ region 28.
  • N+ region 28 is a floating diffusion diode on which photocharge is dumped after collection by the photogate 22.
  • N+ region 28, gate 30 and n+ region 32 forms a reset switch or field effect transistor to set n+ region 28 to a known potential (VDD-VTH) at each time a row is selected for read out.
  • Row decoder 108 generates signals during each frame to select the pixel rows, one at a time.
  • Address signals A1 and A2 are coupled over leads 106 and 107 respectively to Row Decoder 108.
  • Timing select signal TS is coupled over lead 109 to Row Decoder 108 to provide an output signal on one of leads 110 and 111 dependent upon the address signals A1 and A2.
  • Signal Select1 on lead 110 is coupled to the gates of transistors 36 and 76.
  • Signal Select2 on lead 111 is coupled to the gates of transistors 56 and 96.
  • Photodetectors 11 and 12 of column 1 of photodetector array 10 are coupled to lead 37.
  • the photodetector selected by Row Decoder 108 will provide electrical current depending upon the voltage of the gate of transistor 34 or 54.
  • Transistor 114 has its drain coupled to lead 37, its gate coupled over lead 115 to Voltage V2 and its source coupled to Vss. If photodetector 11 is selected, transistors 34, 36 and 114 form a source follower circuit with the output being on lead 37.
  • the source follower circuit converts the charge signal at the floating n+ region 28 into a voltage signal on lead 37.
  • Lead 37 is coupled to the input of amplifier 116 via one side of capacitor 117.
  • capacitor 117 is coupled over lead 118 to an input of amplifier 119 which may be for example a CMOS inverter, to one side of capacitor 120 and to the drains of transistors 122 and 123.
  • amplifier 119 is coupled over lead 125 to the other side of capacitor 120, the sources of transistors 122 and 123 and to the drains of transistors 126 and 127.
  • Capacitor 117 serves to store the reset level from the selected photodetector and ac couple the photocharge signal to amplifier 119.
  • Amplifier 116 has an ac coupled feedback capacitor 120.
  • the gain of amplifier 116 is the ratio of capacitance of capacitor 117 to capacitor 120.
  • Amplifier 116 is dc-restored at each row time by balancing switches such as transistors 122 and 123.
  • Phodetectors 13 and 14 of column 2 are coupled to lead 77.
  • the photodetector selected by Row Decoder 108 will provide electrical current depending upon the voltage of the gate of transistor 74 or 94.
  • Transistor 134 has its drain coupled to lead 77, its gate coupled over lead 135 to Voltage V2 and its source coupled to Vss. If photodetector 13 is selected, transistors 74, 76 and 134 form a source follower circuit with the output being on lead 77.
  • Lead 77 is coupled to the input of amplifier 136 via one side of capacitor 137.
  • capacitor 137 is coupled over lead 138 to an input of amplifier 139 which may be for example a CMOS inverter, to one side of capacitor 140 and to the drains of transistors 142 and 143.
  • amplifier 139 which may be for example a CMOS inverter
  • the output of amplifier 139 is coupled over lead 145 to the other side of capacitor 140, the sources of transistors 142 and 143 and to the drains of transistors 146 and 147.
  • Signal BAL is coupled over lead 148 to transistors 122 and 142.
  • Signal BAL bar is coupled over lead 149 to transistors 123 and 143.
  • Signal BAL and BAL bar function to reset amplifiers 116 and 136.
  • Address signals A3 and A4 are coupled over leads 151 and 152 respectively to column decoder 153.
  • Column decoder 153 functions to select column 1 by way of control signals on leads 155 and 156 or on leads 157 and 158.
  • Signals COLUMN1, COLUMN1 BAR, COLUMN2, AND COLUMN2 BAR are on leads 153-156, respectively.
  • a timing signal TSC is coupled over lead 159 to column decoder 153.
  • the sources of transistors 126, 127, 146 and 147 are coupled to lead 160 to provide an output terminal from which the output of columns 1 and 2 are multiplexed as a function of column decoder 153.
  • photogate 22 is biased at a high voltage (VDD) during signal integration to create a potential well for the collection of photocharge.
  • VDD high voltage
  • the top of this potential well is gated by the transfer gate 26, which is biased at an intermediate voltage below VDD.
  • Photons or radiant energy 6 entering the semiconductor layer 18 under the photogate area converted into electron-hole pairs. Holes are swept to the substrate and electrons are collected in the potential well under photogate 22.
  • the integrated signal charges are ready to be read out, one row at a time.
  • a row of pixels are selected to be read out by the address signals at Row Decoder 108.
  • the signal levels before readout of a row of pixels begins is shown at time T1 in FIGS. 2A-2G.
  • the abscissa represents time and the ordinate represents a logic level, a 1 or 0.
  • Signal SELECT1 on lead 110 goes to a logic 1 at time T2 as shown by waveform 164.
  • Signal SELECT1 turns transistors 36 and 76 on.
  • signal RESET1 goes to a logic 1 causing n+ region 28 to be set to a potential of VDD-VTH, where VTH is the threshold voltage of the reset transistor.
  • VTH is the threshold voltage of the reset transistor.
  • This reset potential is reflected by the source follower circuit as VPIXEL at capacitor 117 for column 1 and capacitor 137 for column 2.
  • amplifiers 116 and 136 are dc-restored by signal BAL which goes to a logic 1 causing transistors 122 and 148 to be turned on.
  • Complementary signal BAL BAR causes transistors 123 and 143 to be turned on. The voltages on leads 118 and 125 or on 138 and 145 or equalized. At time T5 as shown by waveform 166, signal BAL goes back to a logic 0. The value of signal VPIXEL on leads 37 and 77 which represents the respective reset potential, is stored across the input capacitors 117 and 137, respectively. This reset potential is subsequently subtracted from the signal level, completing the correlated double sampling operation for reset noise removal. Reset noise arises from the kT/C charging noise when the floating n+ region 28 is reset.
  • signal PG is lowered to transfer the integrated photosignal charge (electrons) under transfer gate 26 to n+ region 28.
  • Signal PG is shown as waveform 167 in FIG. 2D.
  • the potential of n+ region 28 will be lowered in proportion to the amount'of signal charge transferred from below photogate 22.
  • the corresponding VPIXEL voltage appears on lead 37 at the input of amplifier 116.
  • the signal VPIXEL on lead 37 is ac-coupled through input capacitor 117 to amplifier 119, thereby subtracting the reset level from the output of amplifier 116 on lead 125.
  • signal PG goes back to 0 and charge will again be collected below photogate 22 due to the absorption of radiant energy 6.
  • signal COLUMN1 from column decoder 153 goes to a logic 1 and COLUMN1 BAR goes to a logic 0 causing transistors 126 and 127 to conduct and thereby transfer the output or voltage at the output of amplifier 116 on lead 125 to the common multiplexed output on lead 160.
  • signal COLUMN1 goes to a logic 0 and COLUMN1 BAR goes to a logic 1 turning off transistors 126 and 127.
  • COLUMN1 is shown as waveform 168 in FIG. 2E.
  • signal COLUMN2 goes to a logic 1 and COLUMN2 BAR goes to a logic 0.
  • Transistors 146 and 147 are turned on to pass the output of amplifier 136 to the multiplexed output on lead 160. If there were n columns, then the output of the amplifier at each column is multiplexed to a single output node by signals COLUMNn to switches which are closed one column at a time. After all outputs are read out at T14 from the multiplexed columns, the outputs of row decoder 108 are a logic 0 till the next frame time, and the next row of pixels, row 2, are selected for output by row decoder 108 by way of signal SELECT2.
  • FIG. 1 Column amplifiers 116 and 136 shown in FIG. 1 may have an input-output transfer function optimized for the application.
  • the input-output transfer function may be sigmoidal with the highest gain designed to be where the input signal is lowest.
  • FIG. 3 is a graph of the output versus input transfer function of amplifier 116. In FIG. 3, the ordinate represents output voltage and the abscissa represents 2 volts minus the X input voltage. X input signal is the light signal. When there is no light, X input equals 0, curve 174 is at 2 volts.
  • the sigmoidal transfer function is shown by curve 174. As shown by curve 174, the gain is smaller when the input signal is larger, thus performing an important dynamic range compression function.
  • Curve 174 is at 2V-X input.
  • the light signal, X input is subtracted from 2 volts. Therefore, the gain (slope of the transfer function) is largest at 2 volts-X input equals 2 volts and smallest near 2 volts-X input equals 0 volts.
  • the gain of amplifier 116 is programmable by changing the ratio of capacitor 120, acting as a feedback capacitor, and the input capacitor 117 such as by a variable capacitor bank where capacitors can be switched in and out.
  • the value of capacitor 120 is equal to the value of capacitor 117.

Abstract

A photodetector array for sensing radiant energy is described incorporating photodetectors, a respective semiconductor region for holding charge and two transistors coupled in series at each pixel, and a column load transistor. An amplifier at the load transistor may provide gain while providing dynamic range compression and a reduction in signal noise due to resetting of the voltage at the semiconductor regions. The invention overcomes the problem of CMOS manufacturing of photodetector arrays and for a simplified circuit per pixel to enable denser arrays and reduced noise.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
The present application claims priority to co-pending U.S. provisional application 60/009,568 filed Dec. 27, 1995.
FIELD OF THE INVENTION
This invention relates to photodector arrays for sensing radiant energy and more particularly to electrical circuitry in a photodetector array to read out photodetectors with fewer devices and with reduced noise.
BACKGROUND OF THE INVENTION
With the advent of multimedia communications, there arises the need for low-cost solid state imagers to complement each communication device and computer. The image input device is central to any teleconferencing and multimedia application. An important advantage of Complementary Metal Oxide Semiconductor (CMOS) imagers is that signal processing circuits can be readily integrated on the same chip as the imager, thus enabling the design of smart single-chip cameral systems. CMOS imagers are inherently cheaper than conventional Charge Coupled Devices (CCD's) because CMOS imagers can be manufactured in conventional CMOS fabrication lines without any process modification.
Moreover, the design of CMOS imagers are easier to design and build than CCD's which require an intimate knowledge of the device physics, the fabrication technology and the readout circuitry.
One embodiment of an active-pixel CMOS imager is described in a publication by S. K. Mendis et al., "A 128×128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems," Int'l Electron Devices Meeting, p. 583, 1993. Mendis et al. shows a single stage CCD imager incorporating an MOS photogate as the light sensitive element. The photo-charge collected below the photogate is transferred through a dc-biased transfer gate to a floating diffusion diode which is periodically reset to a power supply potential. The voltage on the floating diode is detected by a source follower circuit with a row-select switch. The reset noise is removed by subtracting the signal level from the reset level obtained from the same pixel time, thus the kT/C noise of the reset switch is removed. The reset level and the signal level are stored on two separate capacitors via two separate switches and two identical readout circuits. Further differential amplification at the multiplexed column output is required to complete the removal of reset noise.
In a publication by M. H. White et al., "Characterization of Surface Channel CCD Image Arrays at low Light Levels," IEEE Journal of Solid State Circuits, Vol. SC-9, P. 1, 1974, reduction of reset noise was described by a correlated double sampling technique where the signal level was subtracted from the reset level obtained from the same pixel time.
The use of separate switches and capacitors as shown in Mendis et al. to store the reset level and to sample the signal level introduces error. In addition, a large physical layout is required to implement two parallel signal paths, one for reset and one for the signal.
SUMMARY OF THE INVENTION
In accordance with the present invention, an apparatus for sensing radiant energy is described comprising an array of photodetectors for generating charge in response to radiant energy and for transferring the charge to a respective semiconductor region on a semiconductor substrate, each photodetector having the semiconductor region coupled to the gate of a first field effect transistor, the drain of the first field effect transistor coupled to a first power supply lead, the source of the first field effect transistor coupled to the drain of a second field effect transistor, the gate of the second field effect transistor coupled to a first control signal for selecting the respective photodetector, the sources of a plurality of the second field effect transistors coupled together and to one side of a resistive load to provide an output, the other side of the resistive load coupled to a power supply lead.
The invention further provides an amplifier comprising a first capacitor and an inverter coupled in series and a second capacitor coupled in parallel to the inverter. The inverter may be a CMOS inverter. The gain of the amplifier may be adjusted by adjusting the values of the first and second capacitor.
The invention further provides a readout circuit for xy-addressable active-pixel CMOS imagers. The readout circuit employs the same capacitor to clamp the reset level and to sample the signal level for the correlated double sampling operation.
The invention further provides a simple gain stage comprising a CMOS inverter, an input capacitor, and a feedback capacitor. The gain stage is suitable for each column of a photodetector array and also provides a dynamic gain compression function which is programmable.
The invention further provides a CMOS or MOS image input device for computer peripherals for multimedia applications, communications and solid-state imaging.
DESCRIPTION OF THE DRAWING
These and other features, objects, and advantages of the present invention will become apparent upon consideration of the following detailed description of the invention when read in conjunction with the drawing in which:
FIG. 1 is one embodiment of the invention.
FIGS. 2A-2G show typical timing waveforms for operation of the embodiment of FIG. 1; and
FIG. 3 is a graph of the output versus input transfer function of the gain stage shown in FIG. 1.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to FIG. 1, a photodetector array 10 is shown for detecting radiant energy shown by arrows 6-9. Photodetectors 11-14 are arranged in 2 rows and 2 columns to form a 2×2 array 10 which may be expanded to for example 1024×1024 by inserting additional rows and columns.
Photodetector 11 is shown in part in FIG. 1 as a cross-section view of a semiconductor substrate 16 having a layer 17 of p type material with a layer 18 thereover of p- type material. Substrate 16 may be for example Si, SiGe, Ge, and GaAs.
A dielectric layer 20 such as silicon dioxide may be formed on the upper surface of layer 18. A photogate 22 thin enough or of a material to pass radiant energy may be formed on dielectric layer 20. An n+ type region 24 adjacent one side of photogate 22 may be formed in the upper surface of layer 18. A transfer gate 26 may be formed on dielectric layer 20 adjacent said n+ type region 24. An n+ type region 28 adjacent one side of transfer gate 26 may be formed on dielectric layer 20. A reset gate 30 may be formed on dielectric layer 20 adjacent said n+ type region 28. An n+ type region 32 may be formed in the upper surface of layer 18 adjacent reset gate 30. n+ type region 32 may be coupled to Voltage Source VDD.
Two n type transistors 34 and 36 which may be formed in an isolated p well are coupled in series, source to drain, with the drain of transistor 34 coupled over lead 35 to Voltage Source VDD and the source of transistor 36 coupled to lead 37 which is connected in common with the source of other transistors of other photodetectors in a column.
n+ region 28 is coupled over lead 39 to the gate electrode of transistor 34. n+ region 28 may be a floating diode which holds the charge transferred via transfer gate 26 from beneath photogate 22.
Each photodetector 12-14 may be the same as photodetector 11 with corresponding reference numbers increased by 20 reference numbers with respect to the photodetector before it.
Signal PG is coupled over lead 101 to photogates 22, 42, 62 and 82. Voltage V1 is coupled over lead 102 to transfer gates 26, 46, 66, and 86. Voltage V1 may be a dc voltage intermediate of VDD and Vss. Signal RESET1 may be coupled over lead 103 to reset gates 30 and 70, corresponding to row 1 of photodetector array 10. Signal RESET2 may be coupled over lead 104 to reset gates 50 and 90 corresponding to row 2 of photodetector array 10.
Photogates 22, 42, 62 and 82 and the region below in layer 18 sense the image. N+ regions 24 and 28 and gate 26 forms a field effect transistor which is dc-biased to transfer charge to n+ region 28. N+ region 28 is a floating diffusion diode on which photocharge is dumped after collection by the photogate 22. N+ region 28, gate 30 and n+ region 32 forms a reset switch or field effect transistor to set n+ region 28 to a known potential (VDD-VTH) at each time a row is selected for read out. Row decoder 108 generates signals during each frame to select the pixel rows, one at a time.
Address signals A1 and A2 are coupled over leads 106 and 107 respectively to Row Decoder 108. Timing select signal TS is coupled over lead 109 to Row Decoder 108 to provide an output signal on one of leads 110 and 111 dependent upon the address signals A1 and A2. Signal Select1 on lead 110 is coupled to the gates of transistors 36 and 76. Signal Select2 on lead 111 is coupled to the gates of transistors 56 and 96.
Photodetectors 11 and 12 of column 1 of photodetector array 10 are coupled to lead 37. The photodetector selected by Row Decoder 108 will provide electrical current depending upon the voltage of the gate of transistor 34 or 54. Transistor 114 has its drain coupled to lead 37, its gate coupled over lead 115 to Voltage V2 and its source coupled to Vss. If photodetector 11 is selected, transistors 34, 36 and 114 form a source follower circuit with the output being on lead 37. The source follower circuit converts the charge signal at the floating n+ region 28 into a voltage signal on lead 37. Lead 37 is coupled to the input of amplifier 116 via one side of capacitor 117. The other side of capacitor 117 is coupled over lead 118 to an input of amplifier 119 which may be for example a CMOS inverter, to one side of capacitor 120 and to the drains of transistors 122 and 123. The output of amplifier 119 is coupled over lead 125 to the other side of capacitor 120, the sources of transistors 122 and 123 and to the drains of transistors 126 and 127. Capacitor 117 serves to store the reset level from the selected photodetector and ac couple the photocharge signal to amplifier 119. Amplifier 116 has an ac coupled feedback capacitor 120. The gain of amplifier 116 is the ratio of capacitance of capacitor 117 to capacitor 120. Amplifier 116 is dc-restored at each row time by balancing switches such as transistors 122 and 123.
Phodetectors 13 and 14 of column 2 are coupled to lead 77. The photodetector selected by Row Decoder 108 will provide electrical current depending upon the voltage of the gate of transistor 74 or 94. Transistor 134 has its drain coupled to lead 77, its gate coupled over lead 135 to Voltage V2 and its source coupled to Vss. If photodetector 13 is selected, transistors 74, 76 and 134 form a source follower circuit with the output being on lead 77. Lead 77 is coupled to the input of amplifier 136 via one side of capacitor 137. The other side of capacitor 137 is coupled over lead 138 to an input of amplifier 139 which may be for example a CMOS inverter, to one side of capacitor 140 and to the drains of transistors 142 and 143. The output of amplifier 139 is coupled over lead 145 to the other side of capacitor 140, the sources of transistors 142 and 143 and to the drains of transistors 146 and 147.
Signal BAL is coupled over lead 148 to transistors 122 and 142. Signal BAL bar is coupled over lead 149 to transistors 123 and 143. Signal BAL and BAL bar function to reset amplifiers 116 and 136.
Address signals A3 and A4 are coupled over leads 151 and 152 respectively to column decoder 153. Column decoder 153 functions to select column 1 by way of control signals on leads 155 and 156 or on leads 157 and 158. Signals COLUMN1, COLUMN1 BAR, COLUMN2, AND COLUMN2 BAR are on leads 153-156, respectively. A timing signal TSC is coupled over lead 159 to column decoder 153.
The sources of transistors 126, 127, 146 and 147 are coupled to lead 160 to provide an output terminal from which the output of columns 1 and 2 are multiplexed as a function of column decoder 153.
In operation of photodetector 11, photogate 22 is biased at a high voltage (VDD) during signal integration to create a potential well for the collection of photocharge. The top of this potential well is gated by the transfer gate 26, which is biased at an intermediate voltage below VDD. Photons or radiant energy 6 entering the semiconductor layer 18 under the photogate area converted into electron-hole pairs. Holes are swept to the substrate and electrons are collected in the potential well under photogate 22. At the end of a frame time, the integrated signal charges are ready to be read out, one row at a time.
In operation of photodetector array 10, a row of pixels are selected to be read out by the address signals at Row Decoder 108. The signal levels before readout of a row of pixels begins is shown at time T1 in FIGS. 2A-2G. In FIGS. 2A-2G the abscissa represents time and the ordinate represents a logic level, a 1 or 0.
Referring to FIG. 2A, Signal SELECT1 on lead 110 goes to a logic 1 at time T2 as shown by waveform 164. Signal SELECT1 turns transistors 36 and 76 on. At time T3 as shown by waveform 165, signal RESET1 goes to a logic 1 causing n+ region 28 to be set to a potential of VDD-VTH, where VTH is the threshold voltage of the reset transistor. This reset potential is reflected by the source follower circuit as VPIXEL at capacitor 117 for column 1 and capacitor 137 for column 2. At time T4, as shown by waveform 166 in FIG. 2C, amplifiers 116 and 136 are dc-restored by signal BAL which goes to a logic 1 causing transistors 122 and 148 to be turned on. Complementary signal BAL BAR causes transistors 123 and 143 to be turned on. The voltages on leads 118 and 125 or on 138 and 145 or equalized. At time T5 as shown by waveform 166, signal BAL goes back to a logic 0. The value of signal VPIXEL on leads 37 and 77 which represents the respective reset potential, is stored across the input capacitors 117 and 137, respectively. This reset potential is subsequently subtracted from the signal level, completing the correlated double sampling operation for reset noise removal. Reset noise arises from the kT/C charging noise when the floating n+ region 28 is reset. When transistors 122, 123, 142 and 143 are turned on at time T4, amplifiers 119 and 139 are forced to be biased at the high-low transition point where the gain of amplifiers 119 and 139 which may be inverters is high. At time T6, signal RESET1 goes to a logic 0, thus isolating n+ regions 28 and 68 from n+ regions 32 and 72 respectively which are coupled to Voltage Supply VDD.
At time T7, signal PG is lowered to transfer the integrated photosignal charge (electrons) under transfer gate 26 to n+ region 28. Signal PG is shown as waveform 167 in FIG. 2D. The potential of n+ region 28 will be lowered in proportion to the amount'of signal charge transferred from below photogate 22. The corresponding VPIXEL voltage appears on lead 37 at the input of amplifier 116. The signal VPIXEL on lead 37 is ac-coupled through input capacitor 117 to amplifier 119, thereby subtracting the reset level from the output of amplifier 116 on lead 125. At time T8, signal PG goes back to 0 and charge will again be collected below photogate 22 due to the absorption of radiant energy 6.
At time T9, signal COLUMN1 from column decoder 153 goes to a logic 1 and COLUMN1 BAR goes to a logic 0 causing transistors 126 and 127 to conduct and thereby transfer the output or voltage at the output of amplifier 116 on lead 125 to the common multiplexed output on lead 160. At time T10, signal COLUMN1 goes to a logic 0 and COLUMN1 BAR goes to a logic 1 turning off transistors 126 and 127. COLUMN1 is shown as waveform 168 in FIG. 2E. At time T11, signal COLUMN2 goes to a logic 1 and COLUMN2 BAR goes to a logic 0. Transistors 146 and 147 are turned on to pass the output of amplifier 136 to the multiplexed output on lead 160. If there were n columns, then the output of the amplifier at each column is multiplexed to a single output node by signals COLUMNn to switches which are closed one column at a time. After all outputs are read out at T14 from the multiplexed columns, the outputs of row decoder 108 are a logic 0 till the next frame time, and the next row of pixels, row 2, are selected for output by row decoder 108 by way of signal SELECT2.
Column amplifiers 116 and 136 shown in FIG. 1 may have an input-output transfer function optimized for the application. For example, the input-output transfer function may be sigmoidal with the highest gain designed to be where the input signal is lowest. FIG. 3 is a graph of the output versus input transfer function of amplifier 116. In FIG. 3, the ordinate represents output voltage and the abscissa represents 2 volts minus the X input voltage. X input signal is the light signal. When there is no light, X input equals 0, curve 174 is at 2 volts. The sigmoidal transfer function is shown by curve 174. As shown by curve 174, the gain is smaller when the input signal is larger, thus performing an important dynamic range compression function.
For example, when there is light or an X input, Curve 174 is at 2V-X input. The light signal, X input, is subtracted from 2 volts. Therefore, the gain (slope of the transfer function) is largest at 2 volts-X input equals 2 volts and smallest near 2 volts-X input equals 0 volts.
The gain of amplifier 116 is programmable by changing the ratio of capacitor 120, acting as a feedback capacitor, and the input capacitor 117 such as by a variable capacitor bank where capacitors can be switched in and out. In FIG. 1, the value of capacitor 120 is equal to the value of capacitor 117.
While there has been described and illustrated a photodetector array having circuitry in the array to read out photodetectors with fewer devices and with reduced noise, it will be apparent to those skilled in the art that modifications and variations are possible without deviating from the broad scope of the invention which shall be limited solely by the scope of the claims appended hereto.

Claims (5)

Having thus described my invention, what I claim as new and desire to secure by Letters Patent is:
1. An apparatus for sensing radiant energy comprising:
an array of photodetectors for generating charge in response to radiant energy and for transferring said charge to a respective semiconductor region on a semiconductor substrate,
each photodetector having said semiconductor region coupled to the gate of a first field effect transistor, the drain of said first field effect transistor coupled to a first power supply lead, the source of said first field effect transistor coupled to the drain of a second field effect transistor, the gate of said second field effect transistor coupled to a first control signal for selecting said respective photodetector,
the sources of a plurality of said second field effect transistors coupled together and to one side of a resistive load to provide an output, said other side of said resistive load coupled to a power supply lead.
2. The apparatus of claim 1 wherein said resistive load includes a third field effect transistor.
3. The apparatus of claim 2 wherein the drain of said third field effect transistor is coupled to said output, the source of said third field effect transistor is coupled to a second power supply lead and the gate of said third field effect transistor is adapted for coupling to a third voltage whereby said third field effect transistor provides a load.
4. The apparatus of claim 1 further including an amplifier coupled to said output.
5. The apparatus of claim 4 wherein said amplifier includes a first capacitor and an inverter coupled in series, said inverter having a second capacitor coupled in parallel.
US08/600,706 1995-12-27 1996-02-13 Photodetector array Expired - Lifetime US5708263A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/600,706 US5708263A (en) 1995-12-27 1996-02-13 Photodetector array

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US956895P 1995-12-27 1995-12-27
US08/600,706 US5708263A (en) 1995-12-27 1996-02-13 Photodetector array

Publications (1)

Publication Number Publication Date
US5708263A true US5708263A (en) 1998-01-13

Family

ID=26679636

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/600,706 Expired - Lifetime US5708263A (en) 1995-12-27 1996-02-13 Photodetector array

Country Status (1)

Country Link
US (1) US5708263A (en)

Cited By (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5881184A (en) * 1996-05-22 1999-03-09 Eastman Kodak Company Active pixel sensor with single pixel reset
US5969337A (en) * 1997-04-29 1999-10-19 Lucent Technologies Inc. Integrated photosensing device for active pixel sensor imagers
US6140630A (en) * 1998-10-14 2000-10-31 Micron Technology, Inc. Vcc pump for CMOS imagers
US6141048A (en) * 1996-08-19 2000-10-31 Eastman Kodak Company Compact image capture device
US6204524B1 (en) 1999-07-14 2001-03-20 Micron Technology, Inc. CMOS imager with storage capacitor
US6232626B1 (en) 1999-02-01 2001-05-15 Micron Technology, Inc. Trench photosensor for a CMOS imager
US6291280B1 (en) 1998-11-12 2001-09-18 Micron Technology, Inc. CMOS imager cell having a buried contact and method of fabrication
US6310366B1 (en) 1999-06-16 2001-10-30 Micron Technology, Inc. Retrograde well structure for a CMOS imager
US6326652B1 (en) 1999-06-18 2001-12-04 Micron Technology, Inc., CMOS imager with a self-aligned buried contact
US6333205B1 (en) 1999-08-16 2001-12-25 Micron Technology, Inc. CMOS imager with selectively silicided gates
US6376868B1 (en) 1999-06-15 2002-04-23 Micron Technology, Inc. Multi-layered gate for a CMOS imager
WO2002037830A2 (en) * 2000-10-20 2002-05-10 Micron Technology, Inc. Dynamic range extension for cmos image sensors
US6400402B1 (en) * 1996-07-22 2002-06-04 Casio Computer Co., Ltd. Highly precise image pickup apparatus with apertures offset from a lenter
US6407440B1 (en) 2000-02-25 2002-06-18 Micron Technology Inc. Pixel cell with high storage capacitance for a CMOS imager
US6414342B1 (en) 1999-06-18 2002-07-02 Micron Technology Inc. Photogate with improved short wavelength response for a CMOS imager
US6445014B1 (en) 1999-06-16 2002-09-03 Micron Technology Inc. Retrograde well structure for a CMOS imager
US6456326B2 (en) 1994-01-28 2002-09-24 California Institute Of Technology Single chip camera device having double sampling operation
US6465786B1 (en) 1999-09-01 2002-10-15 Micron Technology, Inc. Deep infrared photodiode for a CMOS imager
US6532040B1 (en) * 1998-09-09 2003-03-11 Pictos Technologies, Inc. Low-noise active-pixel sensor for imaging arrays with high speed row reset
US20030047790A1 (en) * 1998-06-04 2003-03-13 Rhodes Howard E. Imaging device and method of manufacture
US6549235B1 (en) 1994-01-28 2003-04-15 California Institute Of Technology Single substrate camera device with CMOS image sensor
US6563187B1 (en) * 1998-06-29 2003-05-13 Hynix Semiconductor Inc. CMOS image sensor integrated together with memory device
US6580455B1 (en) * 1998-05-05 2003-06-17 Pixart Technology, Inc. High definition image sensor
US6587142B1 (en) * 1998-09-09 2003-07-01 Pictos Technologies, Inc. Low-noise active-pixel sensor for imaging arrays with high speed row reset
US6590197B2 (en) * 1998-12-18 2003-07-08 California Institute Of Technology Fabricating a hybrid imaging device
US6611037B1 (en) 2000-08-28 2003-08-26 Micron Technology, Inc. Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US20030169360A1 (en) * 1998-12-08 2003-09-11 Rhodes Howard F. Twin p-well CMOS imager
US6630701B1 (en) * 1999-08-16 2003-10-07 Micron Technology, Inc. Buried channel CMOS imager and method of forming same
US6639261B2 (en) 1998-12-08 2003-10-28 Micron Technology, Inc. Method for forming a low leakage contact in a CMOS imager
US20030213915A1 (en) * 2002-02-05 2003-11-20 Calvin Chao Photoconductor-on-active-pixel (POAP) sensor utilizing equal-potential pixel electrodes
US6654057B1 (en) 1999-06-17 2003-11-25 Micron Technology, Inc. Active pixel sensor with a diagonal active area
US20040041932A1 (en) * 2002-08-27 2004-03-04 Calvin Chao Photoconductor-on-active-pixel (POAP) sensor utilizing a multi-layered radiation absorbing structure
US20040042668A1 (en) * 2002-08-27 2004-03-04 Michael Kaplinsky CMOS image sensor apparatus with on-chip real-time pipelined JPEG compression module
US6765613B1 (en) * 1998-07-22 2004-07-20 Micron Technology, Inc. Low light sensor signal to noise improvement
US20040159861A1 (en) * 2003-02-13 2004-08-19 Matsushita Electric Industrial Co., Ltd. Solid state imaging apparatus, method for driving the same and camera using the same
US20040195600A1 (en) * 1999-02-01 2004-10-07 Rhodes Howard E. Trench photosensor for a CMOS imager
US20050051775A1 (en) * 2003-09-04 2005-03-10 Guy Meynants Semiconductor pixel arrays with reduced sensitivity to defects
US20050057655A1 (en) * 2003-09-17 2005-03-17 Kevin Duesman Method for automated testing of the modulation transfer function in image sensors
US6885396B1 (en) * 1998-03-09 2005-04-26 Micron Technology, Inc. Readout circuit with gain and analog-to-digital a conversion for image sensor
US20050169499A1 (en) * 2001-04-24 2005-08-04 Rodriguez Tony F. Digital watermarking image signals on-chip and photographic travel logs through dgital watermarking
US20050274871A1 (en) * 2004-06-10 2005-12-15 Jin Li Method and apparatus for collecting photons in a solid state imaging sensor
US20060197847A1 (en) * 1998-05-08 2006-09-07 Johnson Sandra M Image processor circuits, systems, and methods
US20100140452A1 (en) * 2008-12-10 2010-06-10 Raytheon Company Dual Mode Source Follower for Low and High Sensitivity Applications
US7791116B1 (en) 1998-10-14 2010-09-07 Micron Technology, Inc. CMOS imager having a nitride dielectric
US20100258709A1 (en) * 2003-06-16 2010-10-14 Rhodes Howard E Pumps for cmos imagers
USRE42918E1 (en) 1994-01-28 2011-11-15 California Institute Of Technology Single substrate camera device with CMOS image sensor
US20200249328A1 (en) * 2019-02-04 2020-08-06 Omnivision Technologies, Inc. Pixel for time-of-flight applications

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4407010A (en) * 1980-08-20 1983-09-27 Hitachi, Ltd. Solid state image pickup device
US4868902A (en) * 1988-02-03 1989-09-19 Hughes Aircraft Company GaAs capacitive feedback transimpedance amplifier
US5276407A (en) * 1991-02-19 1994-01-04 Synaptics, Incorporated Sense amplifier
US5304950A (en) * 1992-07-30 1994-04-19 Hughes Aircraft Company Low power, low noise preamplifier with offset voltage cancellation
US5325073A (en) * 1992-04-09 1994-06-28 Alps Electric Co., Ltd. Amplifying apparatus with ac/dc feedback circuit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4407010A (en) * 1980-08-20 1983-09-27 Hitachi, Ltd. Solid state image pickup device
US4868902A (en) * 1988-02-03 1989-09-19 Hughes Aircraft Company GaAs capacitive feedback transimpedance amplifier
US5276407A (en) * 1991-02-19 1994-01-04 Synaptics, Incorporated Sense amplifier
US5325073A (en) * 1992-04-09 1994-06-28 Alps Electric Co., Ltd. Amplifying apparatus with ac/dc feedback circuit
US5304950A (en) * 1992-07-30 1994-04-19 Hughes Aircraft Company Low power, low noise preamplifier with offset voltage cancellation

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
M. H. White et al., "Characterization of Surface Channel CCD Image Arrays at Low Light Levels", IEEE Journal of Solid-State Circuits, vol. sc-9, No. 1, pp. 1-13, Feb. 1974.
M. H. White et al., Characterization of Surface Channel CCD Image Arrays at Low Light Levels , IEEE Journal of Solid State Circuits, vol. sc 9, No. 1, pp. 1 13, Feb. 1974. *
S. K. Mendis et al., "A 128×128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems", IEEE, 0-7803, 1450, 6, pp. 22.6.1-22.6.4, Jan. 1993.
S. K. Mendis et al., A 128 128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems , IEEE, 0 7803, 1450, 6, pp. 22.6.1 22.6.4, Jan. 1993. *

Cited By (158)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7369166B2 (en) 1994-01-28 2008-05-06 California Institute Of Technology Single substrate camera device with CMOS image sensor
USRE42918E1 (en) 1994-01-28 2011-11-15 California Institute Of Technology Single substrate camera device with CMOS image sensor
US6456326B2 (en) 1994-01-28 2002-09-24 California Institute Of Technology Single chip camera device having double sampling operation
US6549235B1 (en) 1994-01-28 2003-04-15 California Institute Of Technology Single substrate camera device with CMOS image sensor
USRE42974E1 (en) 1994-01-28 2011-11-29 California Institute Of Technology CMOS active pixel sensor type imaging system on a chip
US5881184A (en) * 1996-05-22 1999-03-09 Eastman Kodak Company Active pixel sensor with single pixel reset
US6400402B1 (en) * 1996-07-22 2002-06-04 Casio Computer Co., Ltd. Highly precise image pickup apparatus with apertures offset from a lenter
US6141048A (en) * 1996-08-19 2000-10-31 Eastman Kodak Company Compact image capture device
US5969337A (en) * 1997-04-29 1999-10-19 Lucent Technologies Inc. Integrated photosensing device for active pixel sensor imagers
US6885396B1 (en) * 1998-03-09 2005-04-26 Micron Technology, Inc. Readout circuit with gain and analog-to-digital a conversion for image sensor
US7245321B2 (en) 1998-03-09 2007-07-17 Micron Technology, Inc. Readout circuit with gain and analog-to-digital conversion for image sensor
US20050195645A1 (en) * 1998-03-09 2005-09-08 Roger Panicacci Readout circuit with gain and analog-to-digital conversion for image sensor
US6580455B1 (en) * 1998-05-05 2003-06-17 Pixart Technology, Inc. High definition image sensor
US20060197847A1 (en) * 1998-05-08 2006-09-07 Johnson Sandra M Image processor circuits, systems, and methods
US7289145B2 (en) * 1998-05-08 2007-10-30 Cirrus Logic, Inc. Correlated double sampling variable gain amplifier circuit for use in a digital camera
US20030047790A1 (en) * 1998-06-04 2003-03-13 Rhodes Howard E. Imaging device and method of manufacture
US7157302B2 (en) 1998-06-04 2007-01-02 Micron Technology, Inc. Imaging device and method of manufacture
US20070013018A1 (en) * 1998-06-04 2007-01-18 Rhodes Howard E Imaging device and method of manufacture
US20030197238A1 (en) * 1998-06-29 2003-10-23 Park Sang Hoon CMOS image sensor integrated together with memory device
US6949388B2 (en) 1998-06-29 2005-09-27 Hynix Semiconductor Inc. CMOS image sensor integrated together with memory device
US6563187B1 (en) * 1998-06-29 2003-05-13 Hynix Semiconductor Inc. CMOS image sensor integrated together with memory device
US7436442B2 (en) 1998-07-22 2008-10-14 Micron Technology, Inc. Low light sensor signal to noise improvement
US20040165088A1 (en) * 1998-07-22 2004-08-26 Barna Sandor L. Low light sensor signal to noise improvement
US6765613B1 (en) * 1998-07-22 2004-07-20 Micron Technology, Inc. Low light sensor signal to noise improvement
US6587142B1 (en) * 1998-09-09 2003-07-01 Pictos Technologies, Inc. Low-noise active-pixel sensor for imaging arrays with high speed row reset
US6532040B1 (en) * 1998-09-09 2003-03-11 Pictos Technologies, Inc. Low-noise active-pixel sensor for imaging arrays with high speed row reset
US6140630A (en) * 1998-10-14 2000-10-31 Micron Technology, Inc. Vcc pump for CMOS imagers
US8105858B2 (en) 1998-10-14 2012-01-31 Micron Technology, Inc. CMOS imager having a nitride dielectric
US7791116B1 (en) 1998-10-14 2010-09-07 Micron Technology, Inc. CMOS imager having a nitride dielectric
US20100297807A1 (en) * 1998-10-14 2010-11-25 Rhodes Howard E Cmos imager having a nitride dielectric
USRE39768E1 (en) * 1998-10-14 2007-08-14 Micron Technology, Inc. VCC pump for CMOS imagers
US6291280B1 (en) 1998-11-12 2001-09-18 Micron Technology, Inc. CMOS imager cell having a buried contact and method of fabrication
US7224009B2 (en) 1998-12-08 2007-05-29 Micron Technology, Inc. Method for forming a low leakage contact in a CMOS imager
US20040046104A1 (en) * 1998-12-08 2004-03-11 Rhodes Howard E. Method for forming a low leakage contact in a CMOS imager
US7538372B2 (en) 1998-12-08 2009-05-26 Micron Technology, Inc. Twin p-well CMOS imager
US20030169360A1 (en) * 1998-12-08 2003-09-11 Rhodes Howard F. Twin p-well CMOS imager
US20050205905A1 (en) * 1998-12-08 2005-09-22 Rhodes Howard E Method for forming a low leakage contact in a CMOS imager
USRE45357E1 (en) 1998-12-08 2015-02-03 Round Rock Research, Llc Twin p-well CMOS imager
US6639261B2 (en) 1998-12-08 2003-10-28 Micron Technology, Inc. Method for forming a low leakage contact in a CMOS imager
US6927090B2 (en) 1998-12-08 2005-08-09 Micron Technology, Inc. Method for forming a contact line and buried contact line in a CMOS imager
US6825878B1 (en) 1998-12-08 2004-11-30 Micron Technology, Inc. Twin P-well CMOS imager
US6590197B2 (en) * 1998-12-18 2003-07-08 California Institute Of Technology Fabricating a hybrid imaging device
US6232626B1 (en) 1999-02-01 2001-05-15 Micron Technology, Inc. Trench photosensor for a CMOS imager
US6500692B1 (en) 1999-02-01 2002-12-31 Micron Technology, Inc. Method of making trench photosensor for a CMOS imager
US7655494B2 (en) 1999-02-01 2010-02-02 Aptina Imaging Corporation Trench photosensor for a CMOS imager
US20070051989A1 (en) * 1999-02-01 2007-03-08 Rhodes Howard E Trench photosensor for a CMOS imager
US7445951B2 (en) 1999-02-01 2008-11-04 Micron Technology, Inc. Trench photosensor for a CMOS imager
US7250321B2 (en) 1999-02-01 2007-07-31 Micron Technology, Inc. Method of forming a photosensor
US20090032685A1 (en) * 1999-02-01 2009-02-05 Rhodes Howard E Trench photosensor for a CMOS imager
US20040195600A1 (en) * 1999-02-01 2004-10-07 Rhodes Howard E. Trench photosensor for a CMOS imager
US6548352B1 (en) 1999-06-15 2003-04-15 Micron Technology Inc. Multi-layered gate for a CMOS imager
US6835637B2 (en) 1999-06-15 2004-12-28 Micron Technology, Inc. Multi-layered gate for a CMOS imager
US6617623B2 (en) 1999-06-15 2003-09-09 Micron Technology, Inc. Multi-layered gate for a CMOS imager
US6376868B1 (en) 1999-06-15 2002-04-23 Micron Technology, Inc. Multi-layered gate for a CMOS imager
US6960795B2 (en) 1999-06-15 2005-11-01 Micron Technology, Inc. Pixel sensor cell for use in an imaging device
US6858460B2 (en) 1999-06-16 2005-02-22 Micron Technology, Inc. Retrograde well structure for a CMOS imager
US6483129B2 (en) 1999-06-16 2002-11-19 Micron Technology, Inc. Retrograde well structure for a CMOS imager
US6445014B1 (en) 1999-06-16 2002-09-03 Micron Technology Inc. Retrograde well structure for a CMOS imager
US20040150736A1 (en) * 1999-06-16 2004-08-05 Rhodes Howard E. Retrograde well structure for a CMOS imager
US6787819B2 (en) 1999-06-16 2004-09-07 Micron Technology, Inc. Retrograde well structure for a CMOS imager
US7619672B2 (en) 1999-06-16 2009-11-17 Aptina Imaging Corporation Retrograde well structure for a CMOS imager
US6310366B1 (en) 1999-06-16 2001-10-30 Micron Technology, Inc. Retrograde well structure for a CMOS imager
US6686220B2 (en) 1999-06-16 2004-02-03 Micron Technology, Inc. Retrograde well structure for a CMOS imager
US7616245B2 (en) 1999-06-17 2009-11-10 Micron Technology, Inc. Active pixel sensor with a diagonal active area
US7692705B2 (en) 1999-06-17 2010-04-06 Micron Technology, Inc. Active pixel sensor with a diagonal active area
US20100149395A1 (en) * 1999-06-17 2010-06-17 Rhodes Howard E Active pixel sensor with a diagonal active area
US8279313B2 (en) 1999-06-17 2012-10-02 Round Rock Research, Llc Active pixel sensor with a diagonal active area
US20070205447A1 (en) * 1999-06-17 2007-09-06 Rhodes Howard E Active pixel sensor with a diagonal active area
US20040080648A1 (en) * 1999-06-17 2004-04-29 Rhodes Howard E. Active pixel sensor with a diagonal active area
US8848080B2 (en) 1999-06-17 2014-09-30 Round Rock Research, Llc Active pixel sensor with a diagonal active area
US6654057B1 (en) 1999-06-17 2003-11-25 Micron Technology, Inc. Active pixel sensor with a diagonal active area
US20030148570A1 (en) * 1999-06-18 2003-08-07 Rhodes Howard E. CMOS imager with a self-aligned buried contact
US7166879B2 (en) 1999-06-18 2007-01-23 Micron Technology, Inc. Photogate for use in an imaging device
US6414342B1 (en) 1999-06-18 2002-07-02 Micron Technology Inc. Photogate with improved short wavelength response for a CMOS imager
US20050012124A1 (en) * 1999-06-18 2005-01-20 Rhodes Howard E. CMOS imager with a self-aligned buried contact
US7037771B2 (en) 1999-06-18 2006-05-02 Micron Technology Inc. CMOS imager with a self-aligned buried contact
US6844580B2 (en) * 1999-06-18 2005-01-18 Micron Technology, Inc. CMOS imager with a self-aligned buried contact
US20060151848A1 (en) * 1999-06-18 2006-07-13 Rhodes Howard E Photogate with improved short wavelength response for a CMOS imager
US6495434B1 (en) * 1999-06-18 2002-12-17 Micron Technology, Inc. CMOS imager with a self-aligned buried contact
US6326652B1 (en) 1999-06-18 2001-12-04 Micron Technology, Inc., CMOS imager with a self-aligned buried contact
US6767811B2 (en) 1999-06-18 2004-07-27 Micron Technology, Inc. CMOS imager with a self-aligned buried contact
US6852591B2 (en) 1999-07-14 2005-02-08 Micron Technology, Inc. Method of forming CMOS imager with storage capacitor
US6429470B1 (en) 1999-07-14 2002-08-06 Micron Technology, Inc. CMOS imager with storage capacitor
US6204524B1 (en) 1999-07-14 2001-03-20 Micron Technology, Inc. CMOS imager with storage capacitor
US7348613B2 (en) 1999-08-16 2008-03-25 Micron Technology, Inc. CMOS imager with selectively silicided gates
US20040053436A1 (en) * 1999-08-16 2004-03-18 Rhodes Howard E. Buried channel CMOS imager and method of forming same
US20060022233A1 (en) * 1999-08-16 2006-02-02 Rhodes Howard E CMOS imager with selectively silicided gates
US6967121B2 (en) 1999-08-16 2005-11-22 Micron Technology, Inc. Buried channel CMOS imager and method of forming same
US20100059662A1 (en) * 1999-08-16 2010-03-11 Rhodes Howard E Cmos imager and apparatus with selectively silicided gates
US6930337B2 (en) 1999-08-16 2005-08-16 Micron Technology, Inc. CMOS imager with selectively silicided gate
US6611013B2 (en) 1999-08-16 2003-08-26 Micron Technology, Inc. CMOS imager with selectively silicided gates
US6630701B1 (en) * 1999-08-16 2003-10-07 Micron Technology, Inc. Buried channel CMOS imager and method of forming same
US7405101B2 (en) 1999-08-16 2008-07-29 Micron Technology, Inc. CMOS imager with selectively silicided gate
US6333205B1 (en) 1999-08-16 2001-12-25 Micron Technology, Inc. CMOS imager with selectively silicided gates
US20070210360A1 (en) * 1999-08-16 2007-09-13 Rhodes Howard E CMOS imager with selectively silicided gate
US20070034983A1 (en) * 1999-08-16 2007-02-15 Rhodes Howard E CMOS imager with selectively silicided gates
US20100079645A1 (en) * 1999-08-16 2010-04-01 Rhodes Howard E Cmos imager and system with selectively silicided gates
US20040104412A1 (en) * 1999-08-16 2004-06-03 Rhodes Howard E. CMOS imager with selectively silicided gate
US6465786B1 (en) 1999-09-01 2002-10-15 Micron Technology, Inc. Deep infrared photodiode for a CMOS imager
US20030205773A1 (en) * 2000-02-25 2003-11-06 Rhodes Howard E. Pixel cell with high storage capacitance for a CMOS imager
US6407440B1 (en) 2000-02-25 2002-06-18 Micron Technology Inc. Pixel cell with high storage capacitance for a CMOS imager
US6723594B2 (en) 2000-02-25 2004-04-20 Howard E. Rhodes Pixel cell with high storage capacitance for a CMOS imager
US7199405B2 (en) 2000-02-25 2007-04-03 Micron Technology, Inc. Pixel cell with high storage capacitance for a CMOS imager
US20050017277A1 (en) * 2000-02-25 2005-01-27 Rhodes Howard E. Pixel cell with high storage capacitance for a COMS imager
US6853045B2 (en) 2000-02-25 2005-02-08 Micron Technology, Inc. Pixel cell with high storage capacitance for a CMOS imager
US20050077554A1 (en) * 2000-02-25 2005-04-14 Rhodes Howard E. Pixel cell with high storage capacitance for a CMOS imager
US6730980B2 (en) 2000-08-28 2004-05-04 Micron Technology, Inc. Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US6767759B2 (en) 2000-08-28 2004-07-27 Micron Technology, Inc. Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US20040178323A1 (en) * 2000-08-28 2004-09-16 Rhodes Howard E. Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US20050093038A1 (en) * 2000-08-28 2005-05-05 Rhodes Howard E. Photodiode sensor and pixel sensor cell for use in an imaging device
US7279766B2 (en) 2000-08-28 2007-10-09 Micron Technology, Inc. Photodiode sensor and photosensor for use in an imaging device
US6611037B1 (en) 2000-08-28 2003-08-26 Micron Technology, Inc. Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US20040235216A1 (en) * 2000-08-28 2004-11-25 Rhodes Howard E. Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US6838742B2 (en) 2000-08-28 2005-01-04 Micron Technology, Inc. Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US7091059B2 (en) 2000-08-28 2006-08-15 Micron Technology, Inc. Method of forming a photosensor comprising a plurality of trenches
WO2002037830A2 (en) * 2000-10-20 2002-05-10 Micron Technology, Inc. Dynamic range extension for cmos image sensors
US6734905B2 (en) * 2000-10-20 2004-05-11 Micron Technology, Inc. Dynamic range extension for CMOS image sensors
WO2002037830A3 (en) * 2000-10-20 2003-05-30 Micron Technology Inc Dynamic range extension for cmos image sensors
US20070274611A1 (en) * 2001-04-24 2007-11-29 Rodriguez Tony F Digital Watermarking Methods, Systems and Apparatus
US8457346B2 (en) 2001-04-24 2013-06-04 Digimarc Corporation Digital watermarking image signals on-chip
US9792661B2 (en) 2001-04-24 2017-10-17 Digimarc Corporation Methods involving maps, imagery, video and steganography
US8976998B2 (en) 2001-04-24 2015-03-10 Digimarc Corporation Methods involving maps, imagery, video and steganography
US20050169499A1 (en) * 2001-04-24 2005-08-04 Rodriguez Tony F. Digital watermarking image signals on-chip and photographic travel logs through dgital watermarking
US8023691B2 (en) 2001-04-24 2011-09-20 Digimarc Corporation Methods involving maps, imagery, video and steganography
US6730914B2 (en) 2002-02-05 2004-05-04 E-Phocus, Inc. Photoconductor-on-active-pixel (POAP) sensor utilizing equal-potential pixel electrodes
US20030213915A1 (en) * 2002-02-05 2003-11-20 Calvin Chao Photoconductor-on-active-pixel (POAP) sensor utilizing equal-potential pixel electrodes
US20040041932A1 (en) * 2002-08-27 2004-03-04 Calvin Chao Photoconductor-on-active-pixel (POAP) sensor utilizing a multi-layered radiation absorbing structure
US7411233B2 (en) * 2002-08-27 2008-08-12 E-Phocus, Inc Photoconductor-on-active-pixel (POAP) sensor utilizing a multi-layered radiation absorbing structure
US7532760B2 (en) 2002-08-27 2009-05-12 Aptina Imaging Corporation CMOS image sensor apparatus with on-chip real-time pipelined JPEG compression module
US20070097239A1 (en) * 2002-08-27 2007-05-03 Micron Technology, Inc. CMOS image sensor apparatus with on-chip real-time pipelined JPEG compression module
US20040042668A1 (en) * 2002-08-27 2004-03-04 Michael Kaplinsky CMOS image sensor apparatus with on-chip real-time pipelined JPEG compression module
US8378401B2 (en) 2003-02-13 2013-02-19 Panasonic Corporation Solid state imaging apparatus, method for driving the same and camera using the same
US8084796B2 (en) 2003-02-13 2011-12-27 Panasonic Corporation Solid state imaging apparatus, method for driving the same and camera using the same
US8106431B2 (en) 2003-02-13 2012-01-31 Panasonic Corporation Solid state imaging apparatus, method for driving the same and camera using the same
US20040159861A1 (en) * 2003-02-13 2004-08-19 Matsushita Electric Industrial Co., Ltd. Solid state imaging apparatus, method for driving the same and camera using the same
US7436010B2 (en) * 2003-02-13 2008-10-14 Matsushita Electric Industrial Co., Ltd. Solid state imaging apparatus, method for driving the same and camera using the same
US20090002538A1 (en) * 2003-02-13 2009-01-01 Matsushita Electric Industrial Co., Ltd. Solid state imaging apparatus, method for driving the same and camera using the same
US8183515B2 (en) 2003-06-16 2012-05-22 Micron Technology, Inc. Pumps for CMOS imagers
US20100258709A1 (en) * 2003-06-16 2010-10-14 Rhodes Howard E Pumps for cmos imagers
US7408195B2 (en) * 2003-09-04 2008-08-05 Cypress Semiconductor Corporation (Belgium) Bvba Semiconductor pixel arrays with reduced sensitivity to defects
US20080265140A1 (en) * 2003-09-04 2008-10-30 Guy Meynants Semiconductor pixel arrays with reduced sensitivity to defects
US20050051775A1 (en) * 2003-09-04 2005-03-10 Guy Meynants Semiconductor pixel arrays with reduced sensitivity to defects
US7608516B2 (en) 2003-09-04 2009-10-27 Cypress Semiconductor Corporation Semiconductor pixel arrays with reduced sensitivity to defects
US20050057655A1 (en) * 2003-09-17 2005-03-17 Kevin Duesman Method for automated testing of the modulation transfer function in image sensors
US7646016B2 (en) 2003-09-17 2010-01-12 Micron Technology, Inc. Method for automated testing of the modulation transfer function in image sensors
US7215361B2 (en) 2003-09-17 2007-05-08 Micron Technology, Inc. Method for automated testing of the modulation transfer function in image sensors
US7616777B2 (en) 2004-02-04 2009-11-10 Digimarc Corporation Digital watermarking methods, systems and apparatus
US20100008538A1 (en) * 2004-02-04 2010-01-14 Rodriguez Tony F Watermarking Methods, Systems and Apparatus
US8565473B2 (en) 2004-02-04 2013-10-22 Digimarc Corporation Noise influenced watermarking methods and apparatus
US20070242853A1 (en) * 2004-02-04 2007-10-18 Rodriguez Tony F Digital Watermarking Methods, Systems and Apparatus
USRE44637E1 (en) 2004-06-10 2013-12-10 Round Rock Research, Llc Method of fabricating an imaging device for collecting photons
US7358103B2 (en) 2004-06-10 2008-04-15 Micron Technology, Inc. Method of fabricating an imaging device for collecting photons
US20050274871A1 (en) * 2004-06-10 2005-12-15 Jin Li Method and apparatus for collecting photons in a solid state imaging sensor
US20060138495A1 (en) * 2004-06-10 2006-06-29 Micron Technology, Inc. Method and apparatus for collecting photons in a solid state imaging sensor
US20100140452A1 (en) * 2008-12-10 2010-06-10 Raytheon Company Dual Mode Source Follower for Low and High Sensitivity Applications
US8084730B2 (en) 2008-12-10 2011-12-27 Raytheon Company Dual mode source follower for low and high sensitivity applications
US20200249328A1 (en) * 2019-02-04 2020-08-06 Omnivision Technologies, Inc. Pixel for time-of-flight applications
US11435452B2 (en) * 2019-02-04 2022-09-06 Omnivision Technologies, Inc. Pixel for time-of-flight applications

Similar Documents

Publication Publication Date Title
US5708263A (en) Photodetector array
US7199349B2 (en) Amplification with feedback capacitance for photodetector signals
US4962412A (en) Photoelectric conversion apparatus without isolation regions
JP2976242B2 (en) Integrated circuit, camera using the integrated circuit, and method for detecting incident light incident on an image sensor manufactured using the integrated circuit technology
US5869857A (en) CMOS photodetectors with wide range operating region
JP3493405B2 (en) Solid-state imaging device
US5097305A (en) Integrating photosensor and imaging system having wide dynamic range
US8558931B2 (en) Method and image sensor pixel without address transistor
US6201270B1 (en) High speed CMOS photodetectors with wide range operating region and fixed pattern noise reduction
US5933188A (en) Photoelectric conversion apparatus and method with reset
US20020018131A1 (en) Image pickup apparatus
US6667468B2 (en) MOS-based image sensor and method of forming black-level signal therefor
US6836291B1 (en) Image pickup device with integral amplification
JP2002330348A (en) Xy address type solid-state image pickup device
US6043525A (en) High speed CMOS photodetectors with wide range operating region
US7800667B2 (en) Photo-detecting apparatus
EP1223746B1 (en) Active pixel image sensor with improved linearity
US6831691B1 (en) Solid-state image pickup device
US7619671B2 (en) Method, apparatus and system for charge injection suppression in active pixel sensors
EP4167587A1 (en) Low noise pixel for image sensor
US7675562B2 (en) CMOS image sensor including column driver circuits and method for sensing an image using the same
WO2002063691A2 (en) Active pixel cell with charge storage
JP2005101675A (en) Photodetector and photodetecting method
JP2002077732A (en) Solid-state image pickup device
JPH0670239A (en) Solid state image pickup device

Legal Events

Date Code Title Description
AS Assignment

Owner name: IBM CORPORATION, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WONG, HON-SUM PHILIP;REEL/FRAME:007872/0502

Effective date: 19960213

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001

Effective date: 20150629

AS Assignment

Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001

Effective date: 20150910

AS Assignment

Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001

Effective date: 20201117