Suche Bilder Maps Play YouTube News Gmail Drive Mehr »
Anmelden
Nutzer von Screenreadern: Klicke auf diesen Link, um die Bedienungshilfen zu aktivieren. Dieser Modus bietet die gleichen Grundfunktionen, funktioniert aber besser mit deinem Reader.

Patentsuche

  1. Erweiterte Patentsuche
VeröffentlichungsnummerUS5708263 A
PublikationstypErteilung
AnmeldenummerUS 08/600,706
Veröffentlichungsdatum13. Jan. 1998
Eingetragen13. Febr. 1996
Prioritätsdatum27. Dez. 1995
GebührenstatusBezahlt
Veröffentlichungsnummer08600706, 600706, US 5708263 A, US 5708263A, US-A-5708263, US5708263 A, US5708263A
ErfinderHon-Sum Philip Wong
Ursprünglich BevollmächtigterInternational Business Machines Corporation
Zitat exportierenBiBTeX, EndNote, RefMan
Externe Links: USPTO, USPTO-Zuordnung, Espacenet
Photodetector array
US 5708263 A
Zusammenfassung
A photodetector array for sensing radiant energy is described incorporating photodetectors, a respective semiconductor region for holding charge and two transistors coupled in series at each pixel, and a column load transistor. An amplifier at the load transistor may provide gain while providing dynamic range compression and a reduction in signal noise due to resetting of the voltage at the semiconductor regions. The invention overcomes the problem of CMOS manufacturing of photodetector arrays and for a simplified circuit per pixel to enable denser arrays and reduced noise.
Bilder(4)
Previous page
Next page
Ansprüche(5)
Having thus described my invention, what I claim as new and desire to secure by Letters Patent is:
1. An apparatus for sensing radiant energy comprising:
an array of photodetectors for generating charge in response to radiant energy and for transferring said charge to a respective semiconductor region on a semiconductor substrate,
each photodetector having said semiconductor region coupled to the gate of a first field effect transistor, the drain of said first field effect transistor coupled to a first power supply lead, the source of said first field effect transistor coupled to the drain of a second field effect transistor, the gate of said second field effect transistor coupled to a first control signal for selecting said respective photodetector,
the sources of a plurality of said second field effect transistors coupled together and to one side of a resistive load to provide an output, said other side of said resistive load coupled to a power supply lead.
2. The apparatus of claim 1 wherein said resistive load includes a third field effect transistor.
3. The apparatus of claim 2 wherein the drain of said third field effect transistor is coupled to said output, the source of said third field effect transistor is coupled to a second power supply lead and the gate of said third field effect transistor is adapted for coupling to a third voltage whereby said third field effect transistor provides a load.
4. The apparatus of claim 1 further including an amplifier coupled to said output.
5. The apparatus of claim 4 wherein said amplifier includes a first capacitor and an inverter coupled in series, said inverter having a second capacitor coupled in parallel.
Beschreibung
CROSS-REFERENCE TO RELATED APPLICATIONS

The present application claims priority to co-pending U.S. provisional application 60/009,568 filed Dec. 27, 1995.

FIELD OF THE INVENTION

This invention relates to photodector arrays for sensing radiant energy and more particularly to electrical circuitry in a photodetector array to read out photodetectors with fewer devices and with reduced noise.

BACKGROUND OF THE INVENTION

With the advent of multimedia communications, there arises the need for low-cost solid state imagers to complement each communication device and computer. The image input device is central to any teleconferencing and multimedia application. An important advantage of Complementary Metal Oxide Semiconductor (CMOS) imagers is that signal processing circuits can be readily integrated on the same chip as the imager, thus enabling the design of smart single-chip cameral systems. CMOS imagers are inherently cheaper than conventional Charge Coupled Devices (CCD's) because CMOS imagers can be manufactured in conventional CMOS fabrication lines without any process modification.

Moreover, the design of CMOS imagers are easier to design and build than CCD's which require an intimate knowledge of the device physics, the fabrication technology and the readout circuitry.

One embodiment of an active-pixel CMOS imager is described in a publication by S. K. Mendis et al., "A 128×128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems," Int'l Electron Devices Meeting, p. 583, 1993. Mendis et al. shows a single stage CCD imager incorporating an MOS photogate as the light sensitive element. The photo-charge collected below the photogate is transferred through a dc-biased transfer gate to a floating diffusion diode which is periodically reset to a power supply potential. The voltage on the floating diode is detected by a source follower circuit with a row-select switch. The reset noise is removed by subtracting the signal level from the reset level obtained from the same pixel time, thus the kT/C noise of the reset switch is removed. The reset level and the signal level are stored on two separate capacitors via two separate switches and two identical readout circuits. Further differential amplification at the multiplexed column output is required to complete the removal of reset noise.

In a publication by M. H. White et al., "Characterization of Surface Channel CCD Image Arrays at low Light Levels," IEEE Journal of Solid State Circuits, Vol. SC-9, P. 1, 1974, reduction of reset noise was described by a correlated double sampling technique where the signal level was subtracted from the reset level obtained from the same pixel time.

The use of separate switches and capacitors as shown in Mendis et al. to store the reset level and to sample the signal level introduces error. In addition, a large physical layout is required to implement two parallel signal paths, one for reset and one for the signal.

SUMMARY OF THE INVENTION

In accordance with the present invention, an apparatus for sensing radiant energy is described comprising an array of photodetectors for generating charge in response to radiant energy and for transferring the charge to a respective semiconductor region on a semiconductor substrate, each photodetector having the semiconductor region coupled to the gate of a first field effect transistor, the drain of the first field effect transistor coupled to a first power supply lead, the source of the first field effect transistor coupled to the drain of a second field effect transistor, the gate of the second field effect transistor coupled to a first control signal for selecting the respective photodetector, the sources of a plurality of the second field effect transistors coupled together and to one side of a resistive load to provide an output, the other side of the resistive load coupled to a power supply lead.

The invention further provides an amplifier comprising a first capacitor and an inverter coupled in series and a second capacitor coupled in parallel to the inverter. The inverter may be a CMOS inverter. The gain of the amplifier may be adjusted by adjusting the values of the first and second capacitor.

The invention further provides a readout circuit for xy-addressable active-pixel CMOS imagers. The readout circuit employs the same capacitor to clamp the reset level and to sample the signal level for the correlated double sampling operation.

The invention further provides a simple gain stage comprising a CMOS inverter, an input capacitor, and a feedback capacitor. The gain stage is suitable for each column of a photodetector array and also provides a dynamic gain compression function which is programmable.

The invention further provides a CMOS or MOS image input device for computer peripherals for multimedia applications, communications and solid-state imaging.

DESCRIPTION OF THE DRAWING

These and other features, objects, and advantages of the present invention will become apparent upon consideration of the following detailed description of the invention when read in conjunction with the drawing in which:

FIG. 1 is one embodiment of the invention.

FIGS. 2A-2G show typical timing waveforms for operation of the embodiment of FIG. 1; and

FIG. 3 is a graph of the output versus input transfer function of the gain stage shown in FIG. 1.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to FIG. 1, a photodetector array 10 is shown for detecting radiant energy shown by arrows 6-9. Photodetectors 11-14 are arranged in 2 rows and 2 columns to form a 2×2 array 10 which may be expanded to for example 1024×1024 by inserting additional rows and columns.

Photodetector 11 is shown in part in FIG. 1 as a cross-section view of a semiconductor substrate 16 having a layer 17 of p type material with a layer 18 thereover of p- type material. Substrate 16 may be for example Si, SiGe, Ge, and GaAs.

A dielectric layer 20 such as silicon dioxide may be formed on the upper surface of layer 18. A photogate 22 thin enough or of a material to pass radiant energy may be formed on dielectric layer 20. An n+ type region 24 adjacent one side of photogate 22 may be formed in the upper surface of layer 18. A transfer gate 26 may be formed on dielectric layer 20 adjacent said n+ type region 24. An n+ type region 28 adjacent one side of transfer gate 26 may be formed on dielectric layer 20. A reset gate 30 may be formed on dielectric layer 20 adjacent said n+ type region 28. An n+ type region 32 may be formed in the upper surface of layer 18 adjacent reset gate 30. n+ type region 32 may be coupled to Voltage Source VDD.

Two n type transistors 34 and 36 which may be formed in an isolated p well are coupled in series, source to drain, with the drain of transistor 34 coupled over lead 35 to Voltage Source VDD and the source of transistor 36 coupled to lead 37 which is connected in common with the source of other transistors of other photodetectors in a column.

n+ region 28 is coupled over lead 39 to the gate electrode of transistor 34. n+ region 28 may be a floating diode which holds the charge transferred via transfer gate 26 from beneath photogate 22.

Each photodetector 12-14 may be the same as photodetector 11 with corresponding reference numbers increased by 20 reference numbers with respect to the photodetector before it.

Signal PG is coupled over lead 101 to photogates 22, 42, 62 and 82. Voltage V1 is coupled over lead 102 to transfer gates 26, 46, 66, and 86. Voltage V1 may be a dc voltage intermediate of VDD and Vss. Signal RESET1 may be coupled over lead 103 to reset gates 30 and 70, corresponding to row 1 of photodetector array 10. Signal RESET2 may be coupled over lead 104 to reset gates 50 and 90 corresponding to row 2 of photodetector array 10.

Photogates 22, 42, 62 and 82 and the region below in layer 18 sense the image. N+ regions 24 and 28 and gate 26 forms a field effect transistor which is dc-biased to transfer charge to n+ region 28. N+ region 28 is a floating diffusion diode on which photocharge is dumped after collection by the photogate 22. N+ region 28, gate 30 and n+ region 32 forms a reset switch or field effect transistor to set n+ region 28 to a known potential (VDD-VTH) at each time a row is selected for read out. Row decoder 108 generates signals during each frame to select the pixel rows, one at a time.

Address signals A1 and A2 are coupled over leads 106 and 107 respectively to Row Decoder 108. Timing select signal TS is coupled over lead 109 to Row Decoder 108 to provide an output signal on one of leads 110 and 111 dependent upon the address signals A1 and A2. Signal Select1 on lead 110 is coupled to the gates of transistors 36 and 76. Signal Select2 on lead 111 is coupled to the gates of transistors 56 and 96.

Photodetectors 11 and 12 of column 1 of photodetector array 10 are coupled to lead 37. The photodetector selected by Row Decoder 108 will provide electrical current depending upon the voltage of the gate of transistor 34 or 54. Transistor 114 has its drain coupled to lead 37, its gate coupled over lead 115 to Voltage V2 and its source coupled to Vss. If photodetector 11 is selected, transistors 34, 36 and 114 form a source follower circuit with the output being on lead 37. The source follower circuit converts the charge signal at the floating n+ region 28 into a voltage signal on lead 37. Lead 37 is coupled to the input of amplifier 116 via one side of capacitor 117. The other side of capacitor 117 is coupled over lead 118 to an input of amplifier 119 which may be for example a CMOS inverter, to one side of capacitor 120 and to the drains of transistors 122 and 123. The output of amplifier 119 is coupled over lead 125 to the other side of capacitor 120, the sources of transistors 122 and 123 and to the drains of transistors 126 and 127. Capacitor 117 serves to store the reset level from the selected photodetector and ac couple the photocharge signal to amplifier 119. Amplifier 116 has an ac coupled feedback capacitor 120. The gain of amplifier 116 is the ratio of capacitance of capacitor 117 to capacitor 120. Amplifier 116 is dc-restored at each row time by balancing switches such as transistors 122 and 123.

Phodetectors 13 and 14 of column 2 are coupled to lead 77. The photodetector selected by Row Decoder 108 will provide electrical current depending upon the voltage of the gate of transistor 74 or 94. Transistor 134 has its drain coupled to lead 77, its gate coupled over lead 135 to Voltage V2 and its source coupled to Vss. If photodetector 13 is selected, transistors 74, 76 and 134 form a source follower circuit with the output being on lead 77. Lead 77 is coupled to the input of amplifier 136 via one side of capacitor 137. The other side of capacitor 137 is coupled over lead 138 to an input of amplifier 139 which may be for example a CMOS inverter, to one side of capacitor 140 and to the drains of transistors 142 and 143. The output of amplifier 139 is coupled over lead 145 to the other side of capacitor 140, the sources of transistors 142 and 143 and to the drains of transistors 146 and 147.

Signal BAL is coupled over lead 148 to transistors 122 and 142. Signal BAL bar is coupled over lead 149 to transistors 123 and 143. Signal BAL and BAL bar function to reset amplifiers 116 and 136.

Address signals A3 and A4 are coupled over leads 151 and 152 respectively to column decoder 153. Column decoder 153 functions to select column 1 by way of control signals on leads 155 and 156 or on leads 157 and 158. Signals COLUMN1, COLUMN1 BAR, COLUMN2, AND COLUMN2 BAR are on leads 153-156, respectively. A timing signal TSC is coupled over lead 159 to column decoder 153.

The sources of transistors 126, 127, 146 and 147 are coupled to lead 160 to provide an output terminal from which the output of columns 1 and 2 are multiplexed as a function of column decoder 153.

In operation of photodetector 11, photogate 22 is biased at a high voltage (VDD) during signal integration to create a potential well for the collection of photocharge. The top of this potential well is gated by the transfer gate 26, which is biased at an intermediate voltage below VDD. Photons or radiant energy 6 entering the semiconductor layer 18 under the photogate area converted into electron-hole pairs. Holes are swept to the substrate and electrons are collected in the potential well under photogate 22. At the end of a frame time, the integrated signal charges are ready to be read out, one row at a time.

In operation of photodetector array 10, a row of pixels are selected to be read out by the address signals at Row Decoder 108. The signal levels before readout of a row of pixels begins is shown at time T1 in FIGS. 2A-2G. In FIGS. 2A-2G the abscissa represents time and the ordinate represents a logic level, a 1 or 0.

Referring to FIG. 2A, Signal SELECT1 on lead 110 goes to a logic 1 at time T2 as shown by waveform 164. Signal SELECT1 turns transistors 36 and 76 on. At time T3 as shown by waveform 165, signal RESET1 goes to a logic 1 causing n+ region 28 to be set to a potential of VDD-VTH, where VTH is the threshold voltage of the reset transistor. This reset potential is reflected by the source follower circuit as VPIXEL at capacitor 117 for column 1 and capacitor 137 for column 2. At time T4, as shown by waveform 166 in FIG. 2C, amplifiers 116 and 136 are dc-restored by signal BAL which goes to a logic 1 causing transistors 122 and 148 to be turned on. Complementary signal BAL BAR causes transistors 123 and 143 to be turned on. The voltages on leads 118 and 125 or on 138 and 145 or equalized. At time T5 as shown by waveform 166, signal BAL goes back to a logic 0. The value of signal VPIXEL on leads 37 and 77 which represents the respective reset potential, is stored across the input capacitors 117 and 137, respectively. This reset potential is subsequently subtracted from the signal level, completing the correlated double sampling operation for reset noise removal. Reset noise arises from the kT/C charging noise when the floating n+ region 28 is reset. When transistors 122, 123, 142 and 143 are turned on at time T4, amplifiers 119 and 139 are forced to be biased at the high-low transition point where the gain of amplifiers 119 and 139 which may be inverters is high. At time T6, signal RESET1 goes to a logic 0, thus isolating n+ regions 28 and 68 from n+ regions 32 and 72 respectively which are coupled to Voltage Supply VDD.

At time T7, signal PG is lowered to transfer the integrated photosignal charge (electrons) under transfer gate 26 to n+ region 28. Signal PG is shown as waveform 167 in FIG. 2D. The potential of n+ region 28 will be lowered in proportion to the amount'of signal charge transferred from below photogate 22. The corresponding VPIXEL voltage appears on lead 37 at the input of amplifier 116. The signal VPIXEL on lead 37 is ac-coupled through input capacitor 117 to amplifier 119, thereby subtracting the reset level from the output of amplifier 116 on lead 125. At time T8, signal PG goes back to 0 and charge will again be collected below photogate 22 due to the absorption of radiant energy 6.

At time T9, signal COLUMN1 from column decoder 153 goes to a logic 1 and COLUMN1 BAR goes to a logic 0 causing transistors 126 and 127 to conduct and thereby transfer the output or voltage at the output of amplifier 116 on lead 125 to the common multiplexed output on lead 160. At time T10, signal COLUMN1 goes to a logic 0 and COLUMN1 BAR goes to a logic 1 turning off transistors 126 and 127. COLUMN1 is shown as waveform 168 in FIG. 2E. At time T11, signal COLUMN2 goes to a logic 1 and COLUMN2 BAR goes to a logic 0. Transistors 146 and 147 are turned on to pass the output of amplifier 136 to the multiplexed output on lead 160. If there were n columns, then the output of the amplifier at each column is multiplexed to a single output node by signals COLUMNn to switches which are closed one column at a time. After all outputs are read out at T14 from the multiplexed columns, the outputs of row decoder 108 are a logic 0 till the next frame time, and the next row of pixels, row 2, are selected for output by row decoder 108 by way of signal SELECT2.

Column amplifiers 116 and 136 shown in FIG. 1 may have an input-output transfer function optimized for the application. For example, the input-output transfer function may be sigmoidal with the highest gain designed to be where the input signal is lowest. FIG. 3 is a graph of the output versus input transfer function of amplifier 116. In FIG. 3, the ordinate represents output voltage and the abscissa represents 2 volts minus the X input voltage. X input signal is the light signal. When there is no light, X input equals 0, curve 174 is at 2 volts. The sigmoidal transfer function is shown by curve 174. As shown by curve 174, the gain is smaller when the input signal is larger, thus performing an important dynamic range compression function.

For example, when there is light or an X input, Curve 174 is at 2V-X input. The light signal, X input, is subtracted from 2 volts. Therefore, the gain (slope of the transfer function) is largest at 2 volts-X input equals 2 volts and smallest near 2 volts-X input equals 0 volts.

The gain of amplifier 116 is programmable by changing the ratio of capacitor 120, acting as a feedback capacitor, and the input capacitor 117 such as by a variable capacitor bank where capacitors can be switched in and out. In FIG. 1, the value of capacitor 120 is equal to the value of capacitor 117.

While there has been described and illustrated a photodetector array having circuitry in the array to read out photodetectors with fewer devices and with reduced noise, it will be apparent to those skilled in the art that modifications and variations are possible without deviating from the broad scope of the invention which shall be limited solely by the scope of the claims appended hereto.

Patentzitate
Zitiertes PatentEingetragen Veröffentlichungsdatum Antragsteller Titel
US4407010 *6. Aug. 198127. Sept. 1983Hitachi, Ltd.Solid state image pickup device
US4868902 *3. Febr. 198819. Sept. 1989Hughes Aircraft CompanyGaAs capacitive feedback transimpedance amplifier
US5276407 *18. Juni 19924. Jan. 1994Synaptics, IncorporatedSense amplifier
US5304950 *30. Juli 199219. Apr. 1994Hughes Aircraft CompanyLow power, low noise preamplifier with offset voltage cancellation
US5325073 *1. Apr. 199328. Juni 1994Alps Electric Co., Ltd.Amplifying apparatus with ac/dc feedback circuit
Nichtpatentzitate
Referenz
1M. H. White et al., "Characterization of Surface Channel CCD Image Arrays at Low Light Levels", IEEE Journal of Solid-State Circuits, vol. sc-9, No. 1, pp. 1-13, Feb. 1974.
2 *M. H. White et al., Characterization of Surface Channel CCD Image Arrays at Low Light Levels , IEEE Journal of Solid State Circuits, vol. sc 9, No. 1, pp. 1 13, Feb. 1974.
3S. K. Mendis et al., "A 128×128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems", IEEE, 0-7803, 1450, 6, pp. 22.6.1-22.6.4, Jan. 1993.
4 *S. K. Mendis et al., A 128 128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems , IEEE, 0 7803, 1450, 6, pp. 22.6.1 22.6.4, Jan. 1993.
Referenziert von
Zitiert von PatentEingetragen Veröffentlichungsdatum Antragsteller Titel
US5881184 *21. März 19979. März 1999Eastman Kodak CompanyActive pixel sensor with single pixel reset
US5969337 *29. Apr. 199719. Okt. 1999Lucent Technologies Inc.Integrated photosensing device for active pixel sensor imagers
US6140630 *14. Okt. 199831. Okt. 2000Micron Technology, Inc.Vcc pump for CMOS imagers
US6141048 *19. Aug. 199631. Okt. 2000Eastman Kodak CompanyCompact image capture device
US620452414. Juli 199920. März 2001Micron Technology, Inc.CMOS imager with storage capacitor
US62326261. Febr. 199915. Mai 2001Micron Technology, Inc.Trench photosensor for a CMOS imager
US62912809. Dez. 199918. Sept. 2001Micron Technology, Inc.CMOS imager cell having a buried contact and method of fabrication
US631036616. Juni 199930. Okt. 2001Micron Technology, Inc.Retrograde well structure for a CMOS imager
US632665218. Juni 19994. Dez. 2001Micron Technology, Inc.,CMOS imager with a self-aligned buried contact
US633320516. Aug. 199925. Dez. 2001Micron Technology, Inc.CMOS imager with selectively silicided gates
US637686815. Juni 199923. Apr. 2002Micron Technology, Inc.Multi-layered gate for a CMOS imager
US6400402 *18. Juli 19974. Juni 2002Casio Computer Co., Ltd.Highly precise image pickup apparatus with apertures offset from a lenter
US640744025. Febr. 200018. Juni 2002Micron Technology Inc.Pixel cell with high storage capacitance for a CMOS imager
US641434218. Juni 19992. Juli 2002Micron Technology Inc.Photogate with improved short wavelength response for a CMOS imager
US642947030. Nov. 20006. Aug. 2002Micron Technology, Inc.CMOS imager with storage capacitor
US644501425. Aug. 20003. Sept. 2002Micron Technology Inc.Retrograde well structure for a CMOS imager
US64563262. Jan. 200124. Sept. 2002California Institute Of TechnologySingle chip camera device having double sampling operation
US64657861. Sept. 199915. Okt. 2002Micron Technology, Inc.Deep infrared photodiode for a CMOS imager
US64831291. Aug. 200119. Nov. 2002Micron Technology, Inc.Retrograde well structure for a CMOS imager
US6495434 *20. Nov. 200017. Dez. 2002Micron Technology, Inc.CMOS imager with a self-aligned buried contact
US650069214. Febr. 200131. Dez. 2002Micron Technology, Inc.Method of making trench photosensor for a CMOS imager
US6532040 *9. Sept. 199811. März 2003Pictos Technologies, Inc.Low-noise active-pixel sensor for imaging arrays with high speed row reset
US654835212. Okt. 200015. Apr. 2003Micron Technology Inc.Multi-layered gate for a CMOS imager
US654923521. Juli 199815. Apr. 2003California Institute Of TechnologySingle substrate camera device with CMOS image sensor
US6563187 *29. Juni 199913. Mai 2003Hynix Semiconductor Inc.CMOS image sensor integrated together with memory device
US6580455 *5. Mai 199817. Juni 2003Pixart Technology, Inc.High definition image sensor
US6587142 *1. Okt. 19981. Juli 2003Pictos Technologies, Inc.Low-noise active-pixel sensor for imaging arrays with high speed row reset
US6590197 *15. Okt. 20018. Juli 2003California Institute Of TechnologyFabricating a hybrid imaging device
US66110137. Febr. 200126. Aug. 2003Micron Technology, Inc.CMOS imager with selectively silicided gates
US661103728. Aug. 200026. Aug. 2003Micron Technology, Inc.Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US661762312. Apr. 20019. Sept. 2003Micron Technology, Inc.Multi-layered gate for a CMOS imager
US6630701 *16. Aug. 19997. Okt. 2003Micron Technology, Inc.Buried channel CMOS imager and method of forming same
US66392618. Dez. 199828. Okt. 2003Micron Technology, Inc.Method for forming a low leakage contact in a CMOS imager
US665405717. Juni 199925. Nov. 2003Micron Technology, Inc.Active pixel sensor with a diagonal active area
US668622027. Juni 20023. Febr. 2004Micron Technology, Inc.Retrograde well structure for a CMOS imager
US67235944. März 200220. Apr. 2004Howard E. RhodesPixel cell with high storage capacitance for a CMOS imager
US67309145. Febr. 20024. Mai 2004E-Phocus, Inc.Photoconductor-on-active-pixel (POAP) sensor utilizing equal-potential pixel electrodes
US673098029. Apr. 20034. Mai 2004Micron Technology, Inc.Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US6734905 *18. Okt. 200111. Mai 2004Micron Technology, Inc.Dynamic range extension for CMOS image sensors
US6765613 *21. Juli 199920. Juli 2004Micron Technology, Inc.Low light sensor signal to noise improvement
US676775925. Jan. 200227. Juli 2004Micron Technology, Inc.Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US676781124. Okt. 200227. Juli 2004Micron Technology, Inc.CMOS imager with a self-aligned buried contact
US678781918. Nov. 20027. Sept. 2004Micron Technology, Inc.Retrograde well structure for a CMOS imager
US68258788. Dez. 199830. Nov. 2004Micron Technology, Inc.Twin P-well CMOS imager
US68356375. Sept. 200328. Dez. 2004Micron Technology, Inc.Multi-layered gate for a CMOS imager
US683874227. Febr. 20044. Jan. 2005Micron Technology, Inc.Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US6844580 *11. Febr. 200318. Jan. 2005Micron Technology, Inc.CMOS imager with a self-aligned buried contact
US685259126. Apr. 20028. Febr. 2005Micron Technology, Inc.Method of forming CMOS imager with storage capacitor
US685304511. Apr. 20038. Febr. 2005Micron Technology, Inc.Pixel cell with high storage capacitance for a CMOS imager
US685846012. Nov. 200222. Febr. 2005Micron Technology, Inc.Retrograde well structure for a CMOS imager
US6885396 *8. März 199926. Apr. 2005Micron Technology, Inc.Readout circuit with gain and analog-to-digital a conversion for image sensor
US692709011. Aug. 20039. Aug. 2005Micron Technology, Inc.Method for forming a contact line and buried contact line in a CMOS imager
US693033714. Juli 200316. Aug. 2005Micron Technology, Inc.CMOS imager with selectively silicided gate
US694938812. Mai 200327. Sept. 2005Hynix Semiconductor Inc.CMOS image sensor integrated together with memory device
US696079514. Jan. 20031. Nov. 2005Micron Technology, Inc.Pixel sensor cell for use in an imaging device
US696712119. Aug. 200322. Nov. 2005Micron Technology, Inc.Buried channel CMOS imager and method of forming same
US703777113. Aug. 20042. Mai 2006Micron Technology Inc.CMOS imager with a self-aligned buried contact
US709105921. Juni 200415. Aug. 2006Micron Technology, Inc.Method of forming a photosensor comprising a plurality of trenches
US715730231. Okt. 20022. Jan. 2007Micron Technology, Inc.Imaging device and method of manufacture
US71668798. Apr. 200223. Jan. 2007Micron Technology, Inc.Photogate for use in an imaging device
US719940520. Okt. 20043. Apr. 2007Micron Technology, Inc.Pixel cell with high storage capacitance for a CMOS imager
US721536117. Sept. 20038. Mai 2007Micron Technology, Inc.Method for automated testing of the modulation transfer function in image sensors
US722400913. Mai 200529. Mai 2007Micron Technology, Inc.Method for forming a low leakage contact in a CMOS imager
US724532116. Febr. 200517. Juli 2007Micron Technology, Inc.Readout circuit with gain and analog-to-digital conversion for image sensor
US725032116. Apr. 200431. Juli 2007Micron Technology, Inc.Method of forming a photosensor
US72797662. Dez. 20049. Okt. 2007Micron Technology, Inc.Photodiode sensor and photosensor for use in an imaging device
US7289145 *1. Mai 200630. Okt. 2007Cirrus Logic, Inc.Correlated double sampling variable gain amplifier circuit for use in a digital camera
US734861314. März 200525. März 2008Micron Technology, Inc.CMOS imager with selectively silicided gates
US735810321. Febr. 200615. Apr. 2008Micron Technology, Inc.Method of fabricating an imaging device for collecting photons
US736916615. Apr. 20036. Mai 2008California Institute Of TechnologySingle substrate camera device with CMOS image sensor
US74051018. Mai 200729. Juli 2008Micron Technology, Inc.CMOS imager with selectively silicided gate
US7408195 *4. Sept. 20035. Aug. 2008Cypress Semiconductor Corporation (Belgium) BvbaSemiconductor pixel arrays with reduced sensitivity to defects
US7411233 *27. Aug. 200212. Aug. 2008E-Phocus, IncPhotoconductor-on-active-pixel (POAP) sensor utilizing a multi-layered radiation absorbing structure
US7436010 *14. Nov. 200314. Okt. 2008Matsushita Electric Industrial Co., Ltd.Solid state imaging apparatus, method for driving the same and camera using the same
US743644210. Febr. 200414. Okt. 2008Micron Technology, Inc.Low light sensor signal to noise improvement
US74459517. Nov. 20064. Nov. 2008Micron Technology, Inc.Trench photosensor for a CMOS imager
US753276027. Aug. 200212. Mai 2009Aptina Imaging CorporationCMOS image sensor apparatus with on-chip real-time pipelined JPEG compression module
US75383724. Apr. 200326. Mai 2009Micron Technology, Inc.Twin p-well CMOS imager
US760851630. Juni 200827. Okt. 2009Cypress Semiconductor CorporationSemiconductor pixel arrays with reduced sensitivity to defects
US76162457. Mai 200710. Nov. 2009Micron Technology, Inc.Active pixel sensor with a diagonal active area
US76167777. Febr. 200710. Nov. 2009Digimarc CorporationDigital watermarking methods, systems and apparatus
US761967222. Jan. 200417. Nov. 2009Aptina Imaging CorporationRetrograde well structure for a CMOS imager
US764601622. Juni 200612. Jan. 2010Micron Technology, Inc.Method for automated testing of the modulation transfer function in image sensors
US76554941. Okt. 20082. Febr. 2010Aptina Imaging CorporationTrench photosensor for a CMOS imager
US769270515. Sept. 20036. Apr. 2010Micron Technology, Inc.Active pixel sensor with a diagonal active area
US779111614. Okt. 19987. Sept. 2010Micron Technology, Inc.CMOS imager having a nitride dielectric
US80236917. Febr. 200720. Sept. 2011Digimarc CorporationMethods involving maps, imagery, video and steganography
US808473010. Dez. 200827. Dez. 2011Raytheon CompanyDual mode source follower for low and high sensitivity applications
US80847962. Sept. 200827. Dez. 2011Panasonic CorporationSolid state imaging apparatus, method for driving the same and camera using the same
US81058584. Aug. 201031. Jan. 2012Micron Technology, Inc.CMOS imager having a nitride dielectric
US810643123. Juli 200831. Jan. 2012Panasonic CorporationSolid state imaging apparatus, method for driving the same and camera using the same
US818351518. März 201022. Mai 2012Micron Technology, Inc.Pumps for CMOS imagers
US827931325. Febr. 20102. Okt. 2012Round Rock Research, LlcActive pixel sensor with a diagonal active area
US837840122. Dez. 201119. Febr. 2013Panasonic CorporationSolid state imaging apparatus, method for driving the same and camera using the same
US84573463. Febr. 20054. Juni 2013Digimarc CorporationDigital watermarking image signals on-chip
US856547322. Sept. 200922. Okt. 2013Digimarc CorporationNoise influenced watermarking methods and apparatus
US88480801. Okt. 201230. Sept. 2014Round Rock Research, LlcActive pixel sensor with a diagonal active area
US897699815. Aug. 201110. März 2015Digimarc CorporationMethods involving maps, imagery, video and steganography
US979266110. März 201517. Okt. 2017Digimarc CorporationMethods involving maps, imagery, video and steganography
US20030047790 *31. Okt. 200213. März 2003Rhodes Howard E.Imaging device and method of manufacture
US20030148570 *11. Febr. 20037. Aug. 2003Rhodes Howard E.CMOS imager with a self-aligned buried contact
US20030169360 *4. Apr. 200311. Sept. 2003Rhodes Howard F.Twin p-well CMOS imager
US20030197238 *12. Mai 200323. Okt. 2003Park Sang HoonCMOS image sensor integrated together with memory device
US20030205773 *11. Apr. 20036. Nov. 2003Rhodes Howard E.Pixel cell with high storage capacitance for a CMOS imager
US20030213915 *5. Febr. 200220. Nov. 2003Calvin ChaoPhotoconductor-on-active-pixel (POAP) sensor utilizing equal-potential pixel electrodes
US20040041932 *27. Aug. 20024. März 2004Calvin ChaoPhotoconductor-on-active-pixel (POAP) sensor utilizing a multi-layered radiation absorbing structure
US20040042668 *27. Aug. 20024. März 2004Michael KaplinskyCMOS image sensor apparatus with on-chip real-time pipelined JPEG compression module
US20040046104 *11. Aug. 200311. März 2004Rhodes Howard E.Method for forming a low leakage contact in a CMOS imager
US20040053436 *19. Aug. 200318. März 2004Rhodes Howard E.Buried channel CMOS imager and method of forming same
US20040080648 *15. Sept. 200329. Apr. 2004Rhodes Howard E.Active pixel sensor with a diagonal active area
US20040104412 *14. Juli 20033. Juni 2004Rhodes Howard E.CMOS imager with selectively silicided gate
US20040150736 *22. Jan. 20045. Aug. 2004Rhodes Howard E.Retrograde well structure for a CMOS imager
US20040159861 *14. Nov. 200319. Aug. 2004Matsushita Electric Industrial Co., Ltd.Solid state imaging apparatus, method for driving the same and camera using the same
US20040165088 *10. Febr. 200426. Aug. 2004Barna Sandor L.Low light sensor signal to noise improvement
US20040178323 *27. Febr. 200416. Sept. 2004Rhodes Howard E.Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US20040195600 *16. Apr. 20047. Okt. 2004Rhodes Howard E.Trench photosensor for a CMOS imager
US20040235216 *21. Juni 200425. Nov. 2004Rhodes Howard E.Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US20050012124 *13. Aug. 200420. Jan. 2005Rhodes Howard E.CMOS imager with a self-aligned buried contact
US20050017277 *24. Aug. 200427. Jan. 2005Rhodes Howard E.Pixel cell with high storage capacitance for a COMS imager
US20050051775 *4. Sept. 200310. März 2005Guy MeynantsSemiconductor pixel arrays with reduced sensitivity to defects
US20050057655 *17. Sept. 200317. März 2005Kevin DuesmanMethod for automated testing of the modulation transfer function in image sensors
US20050077554 *20. Okt. 200414. Apr. 2005Rhodes Howard E.Pixel cell with high storage capacitance for a CMOS imager
US20050093038 *2. Dez. 20045. Mai 2005Rhodes Howard E.Photodiode sensor and pixel sensor cell for use in an imaging device
US20050169499 *3. Febr. 20054. Aug. 2005Rodriguez Tony F.Digital watermarking image signals on-chip and photographic travel logs through dgital watermarking
US20050195645 *16. Febr. 20058. Sept. 2005Roger PanicacciReadout circuit with gain and analog-to-digital conversion for image sensor
US20050205905 *13. Mai 200522. Sept. 2005Rhodes Howard EMethod for forming a low leakage contact in a CMOS imager
US20050274871 *10. Juni 200415. Dez. 2005Jin LiMethod and apparatus for collecting photons in a solid state imaging sensor
US20060022233 *14. März 20052. Febr. 2006Rhodes Howard ECMOS imager with selectively silicided gates
US20060138495 *21. Febr. 200629. Juni 2006Micron Technology, Inc.Method and apparatus for collecting photons in a solid state imaging sensor
US20060151848 *6. März 200613. Juli 2006Rhodes Howard EPhotogate with improved short wavelength response for a CMOS imager
US20060197847 *1. Mai 20067. Sept. 2006Johnson Sandra MImage processor circuits, systems, and methods
US20070013018 *26. Sept. 200618. Jan. 2007Rhodes Howard EImaging device and method of manufacture
US20070034983 *24. Okt. 200615. Febr. 2007Rhodes Howard ECMOS imager with selectively silicided gates
US20070051989 *7. Nov. 20068. März 2007Rhodes Howard ETrench photosensor for a CMOS imager
US20070097239 *21. Sept. 20063. Mai 2007Micron Technology, Inc.CMOS image sensor apparatus with on-chip real-time pipelined JPEG compression module
US20070205447 *7. Mai 20076. Sept. 2007Rhodes Howard EActive pixel sensor with a diagonal active area
US20070210360 *8. Mai 200713. Sept. 2007Rhodes Howard ECMOS imager with selectively silicided gate
US20070242853 *7. Febr. 200718. Okt. 2007Rodriguez Tony FDigital Watermarking Methods, Systems and Apparatus
US20070274611 *7. Febr. 200729. Nov. 2007Rodriguez Tony FDigital Watermarking Methods, Systems and Apparatus
US20080265140 *30. Juni 200830. Okt. 2008Guy MeynantsSemiconductor pixel arrays with reduced sensitivity to defects
US20090002538 *2. Sept. 20081. Jan. 2009Matsushita Electric Industrial Co., Ltd.Solid state imaging apparatus, method for driving the same and camera using the same
US20090032685 *1. Okt. 20085. Febr. 2009Rhodes Howard ETrench photosensor for a CMOS imager
US20100008538 *22. Sept. 200914. Jan. 2010Rodriguez Tony FWatermarking Methods, Systems and Apparatus
US20100059662 *16. Nov. 200911. März 2010Rhodes Howard ECmos imager and apparatus with selectively silicided gates
US20100079645 *16. Nov. 20091. Apr. 2010Rhodes Howard ECmos imager and system with selectively silicided gates
US20100140452 *10. Dez. 200810. Juni 2010Raytheon CompanyDual Mode Source Follower for Low and High Sensitivity Applications
US20100149395 *25. Febr. 201017. Juni 2010Rhodes Howard EActive pixel sensor with a diagonal active area
US20100258709 *18. März 201014. Okt. 2010Rhodes Howard EPumps for cmos imagers
US20100297807 *4. Aug. 201025. Nov. 2010Rhodes Howard ECmos imager having a nitride dielectric
USRE39768 *30. Okt. 200214. Aug. 2007Micron Technology, Inc.VCC pump for CMOS imagers
USRE429189. Apr. 200915. Nov. 2011California Institute Of TechnologySingle substrate camera device with CMOS image sensor
USRE429749. Apr. 200929. Nov. 2011California Institute Of TechnologyCMOS active pixel sensor type imaging system on a chip
USRE4463715. Apr. 201010. Dez. 2013Round Rock Research, LlcMethod of fabricating an imaging device for collecting photons
USRE4535726. Febr. 20103. Febr. 2015Round Rock Research, LlcTwin p-well CMOS imager
WO2002037830A2 *19. Okt. 200110. Mai 2002Micron Technology, Inc.Dynamic range extension for cmos image sensors
WO2002037830A3 *19. Okt. 200130. Mai 2003Eric R FossumDynamic range extension for cmos image sensors
Klassifizierungen
US-Klassifikation250/208.1, 348/302, 348/E05.091, 257/E27.132, 250/214.1, 257/448
Internationale KlassifikationH04N5/374, H04N5/357, H04N5/335, H01L27/146
UnternehmensklassifikationH04N5/335, H01L27/14609
Europäische KlassifikationH01L27/146A4, H04N5/335
Juristische Ereignisse
DatumCodeEreignisBeschreibung
13. Febr. 1996ASAssignment
Owner name: IBM CORPORATION, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WONG, HON-SUM PHILIP;REEL/FRAME:007872/0502
Effective date: 19960213
26. Juni 2001FPAYFee payment
Year of fee payment: 4
7. Juli 2005FPAYFee payment
Year of fee payment: 8
17. Apr. 2009FPAYFee payment
Year of fee payment: 12
3. Sept. 2015ASAssignment
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001
Effective date: 20150629
5. Okt. 2015ASAssignment
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001
Effective date: 20150910