US6043558A - IC packages including separated signal and power supply edge connections, systems and devices including such packages, and methods of connecting such packages - Google Patents

IC packages including separated signal and power supply edge connections, systems and devices including such packages, and methods of connecting such packages Download PDF

Info

Publication number
US6043558A
US6043558A US08/928,875 US92887597A US6043558A US 6043558 A US6043558 A US 6043558A US 92887597 A US92887597 A US 92887597A US 6043558 A US6043558 A US 6043558A
Authority
US
United States
Prior art keywords
power supply
packages
contacts
package
edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/928,875
Inventor
Troy Manning
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US08/928,875 priority Critical patent/US6043558A/en
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MANNING, TROY
Application granted granted Critical
Publication of US6043558A publication Critical patent/US6043558A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/145—Arrangements wherein electric components are disposed between and simultaneously connected to two planar printed circuit boards, e.g. Cordwood modules
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • This invention relates generally to packaging techniques for microelectronic components and at least in certain specific applications to packaging techniques for packaging high speed dynamic random access memories (“DRAMs").
  • DRAMs dynamic random access memories
  • leadframe is secured between the pins and the die. Since the leadframe is a unitary device, it may readily be secured in an automated process.
  • power and ground are brought in through a pair of leadframe leads which may have a generally U-shaped configuration.
  • Signal leads may be located inside the U-shaped configuration of the power and ground leads and all of the different leads are connected as necessary to the integrated chip or die.
  • an integrated circuit package includes a surface having at least two edges. A plurality of contacts is located along the first edge of the surface. A power supply contact is located on a different edge of the surface.
  • a vertical surface mount package having a pair of opposed edges includes a plurality of connections along one edge of the package.
  • a power supply connection is made on the opposite edge of the package.
  • a method for contacting an integrated circuit die includes the step of contacting the die in a plurality of locations on a first edge of the package. A contact is provided along a different edge of the package for the power supply.
  • a computer system includes a processor and memory.
  • the memory may include a dynamic random access memory contained in a package having two opposed edges. A first of the edges includes the contacts for receiving signals and the other of the edges includes contacts for receiving ground and power supply connections. The power supply connections are ganged together.
  • an electronic device in accordance with yet another aspect of the present invention, includes a first board and a plurality of vertical mount packages.
  • the packages each have a first end electrically connected to the board.
  • the packages also include second ends.
  • a second board is connected to the second ends of the packages.
  • a plurality of signal contacts is arranged on the first edge of the packages and a power supply contact is located on another edge of each of the packages.
  • FIG. 1 is a front elevational view of one embodiment of the present invention
  • FIG. 2 is an enlarged partial cross-sectional view taken generally along the line 2--2 in FIG. 1;
  • FIG. 3 is a partially sectioned view taken generally along the line 3--3 in FIG. 2;
  • FIG. 4 is a perspective view of a portable computer
  • FIG. 5 is a block schematic diagram of the portable computer shown in FIG. 4.
  • a printed circuit board (“PCB”) or card 10 connects to a plurality of vertical surface mount packages (“VSMP”) 12, which in turn connects to a daughter board 14.
  • the daughter board 14 may connect by a ribbon cable 16 directly to the board 10.
  • the board 10 could be, for example, a motherboard and the VSMPs 12 could be high speed packaged DRAM Single In-Line Memory Modules ("SIMMs”) or Dual In-Line Memory Modules (“DIMMs").
  • the VSMPs 12 may connect by L or J pins 18 to both the daughter board 14 and the board 10.
  • each of the VSMPs 12 includes a first edge 18 which receives power and ground connections 22a and a second edge 20 which receives signal connections 22b.
  • a plurality of pins 22a may be ganged together and connected to a U-shaped power lead 24.
  • a plurality of pins 22a may be connected together to connect with the ganged ground lead 26.
  • a row of bonding pads 28 may be positioned adjacent the second edge 20 of the VSMP 12.
  • the connections 22b may make contact with a lead on chip (LOC) assembly which includes a plurality of leads 34.
  • the leads 34 are connected to certain of the bonding pads 28 by wires 36.
  • the ganged power supply lead 24 is connected by the wires 40 to certain other of the bonding pads 28 in the row of bonding pads 28.
  • connections 42 are made to certain bonding pads 28 from the ganged ground supply 26.
  • the integrated circuit chip 38 may have one or more tapes 44 arranged to secure the lead frame 35 to the integrated circuit chip 38.
  • the power lead 24 may then be wire bonded into the row of bonding pads 28 by a wire 40.
  • the leads 34 may be connected by wires 36 to one or more bonding pads 28 and the ground lead 26 may be wire bonded using wire 42 to the bonding pads 28.
  • connection 16 in the form of a ribbon cable or other conductor, connects the ground and power supplies to the daughter board 14.
  • packages 12 may implement DRAM memory for a personal computer 50, shown in FIG. 4.
  • the personal computer 50 includes a keyboard 52, a display screen 54, and a housing 56.
  • the illustrated computer 50 is a laptop or notebook style computer.
  • the space saving arrangement of the VSMPs 12 facilitates utilization in this particular application, among many other applications.
  • the personal computer 50 includes a microprocessor 60, which may be connected to a system bus 62.
  • the system bus 62 connects to a memory controller 64, which in turn connects to a plurality of memory modules 66.
  • the memory modules 66 may be implemented by the VSMPs 12 in the configurations illustrated in FIGS. 1 to 3.
  • the system bus may connect to a bridge 68, which in turn may connect to a peripheral component interconnect ("PCI") bus 70.
  • PCI peripheral component interconnect
  • a variety of input output devices 72 such as a modem, a keyboard, a display screen, a hard disk drive, a CD ROM drive and the like may be connected to the bus 62.

Abstract

A packaging technique for high speed components, such as high speed DRAMS, may involve a package which includes two opposed edges, one edge adapted to receive a power supply and ground contacts which may be ganged together to form a ganged power supply lead and a ganged ground lead. A second edge is arranged to receive normal signal contacts. In this way, the lead inductance may be minimized and the operation efficiency of the package may be improved.

Description

BACKGROUND OF THE INVENTION
This invention relates generally to packaging techniques for microelectronic components and at least in certain specific applications to packaging techniques for packaging high speed dynamic random access memories ("DRAMs").
In packaging high speed devices, it is important that the leads which connect the integrated circuit chip or die to the exterior be as short as possible in order to reduce impedance, which tends to slow down the device. One approach to achieving this goal has been to place all of the high speed pins along one side of the package and to connect them to the die using short leads.
One common packaging technique is the "lead on chip" or LOC process in which a leadframe is secured between the pins and the die. Since the leadframe is a unitary device, it may readily be secured in an automated process. In conventional designs, power and ground are brought in through a pair of leadframe leads which may have a generally U-shaped configuration. Signal leads may be located inside the U-shaped configuration of the power and ground leads and all of the different leads are connected as necessary to the integrated chip or die.
As progressively higher speed devices are developed, it is important that these devices be packaged in a way that achieves the highest possible speed. Thus, there is a continued demand for packages which facilitate high speed operation from a variety of electronic components including DRAMs.
SUMMARY OF THE INVENTION
In accordance with one aspect of the present invention, an integrated circuit package includes a surface having at least two edges. A plurality of contacts is located along the first edge of the surface. A power supply contact is located on a different edge of the surface.
In accordance with another aspect of the present invention, a vertical surface mount package having a pair of opposed edges includes a plurality of connections along one edge of the package. A power supply connection is made on the opposite edge of the package.
In accordance with still another aspect of the present invention, a method for contacting an integrated circuit die includes the step of contacting the die in a plurality of locations on a first edge of the package. A contact is provided along a different edge of the package for the power supply.
In accordance with still another aspect of the present invention, a computer system includes a processor and memory. The memory may include a dynamic random access memory contained in a package having two opposed edges. A first of the edges includes the contacts for receiving signals and the other of the edges includes contacts for receiving ground and power supply connections. The power supply connections are ganged together.
In accordance with yet another aspect of the present invention, an electronic device includes a first board and a plurality of vertical mount packages. The packages each have a first end electrically connected to the board. The packages also include second ends. A second board is connected to the second ends of the packages. A plurality of signal contacts is arranged on the first edge of the packages and a power supply contact is located on another edge of each of the packages.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 is a front elevational view of one embodiment of the present invention;
FIG. 2 is an enlarged partial cross-sectional view taken generally along the line 2--2 in FIG. 1;
FIG. 3 is a partially sectioned view taken generally along the line 3--3 in FIG. 2;
FIG. 4 is a perspective view of a portable computer; and
FIG. 5 is a block schematic diagram of the portable computer shown in FIG. 4.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to the drawings wherein like reference characters are used for like parts throughout the several views, a printed circuit board ("PCB") or card 10 connects to a plurality of vertical surface mount packages ("VSMP") 12, which in turn connects to a daughter board 14. The daughter board 14 may connect by a ribbon cable 16 directly to the board 10. In a conventional computer system, the board 10 could be, for example, a motherboard and the VSMPs 12 could be high speed packaged DRAM Single In-Line Memory Modules ("SIMMs") or Dual In-Line Memory Modules ("DIMMs"). The VSMPs 12 may connect by L or J pins 18 to both the daughter board 14 and the board 10.
Referring now to FIG. 2, each of the VSMPs 12 includes a first edge 18 which receives power and ground connections 22a and a second edge 20 which receives signal connections 22b. As illustrated in FIG. 2, a plurality of pins 22a may be ganged together and connected to a U-shaped power lead 24. Similarly, a plurality of pins 22a may be connected together to connect with the ganged ground lead 26.
A row of bonding pads 28 may be positioned adjacent the second edge 20 of the VSMP 12. The connections 22b may make contact with a lead on chip (LOC) assembly which includes a plurality of leads 34. The leads 34 are connected to certain of the bonding pads 28 by wires 36. In addition, the ganged power supply lead 24 is connected by the wires 40 to certain other of the bonding pads 28 in the row of bonding pads 28. Similarly, connections 42 are made to certain bonding pads 28 from the ganged ground supply 26.
Referring now to FIG. 3, the integrated circuit chip 38 may have one or more tapes 44 arranged to secure the lead frame 35 to the integrated circuit chip 38. The power lead 24 may then be wire bonded into the row of bonding pads 28 by a wire 40. Similarly, the leads 34 may be connected by wires 36 to one or more bonding pads 28 and the ground lead 26 may be wire bonded using wire 42 to the bonding pads 28.
With this arrangement, the use of relatively thin leads for power and ground may be avoided because a number of pins 22a may be ganged together to form a wide power lead 24 and a wide ground lead 26. This reduces the inductance involved with the packaging. At the same time, high speed pins 22b may be maintained close to the board 10 using a conventional assembly process.
The connection 16, in the form of a ribbon cable or other conductor, connects the ground and power supplies to the daughter board 14.
In accordance with one exemplary application of the VSMP packages 12, packages 12 may implement DRAM memory for a personal computer 50, shown in FIG. 4. The personal computer 50 includes a keyboard 52, a display screen 54, and a housing 56. The illustrated computer 50 is a laptop or notebook style computer. The space saving arrangement of the VSMPs 12 facilitates utilization in this particular application, among many other applications.
Referring to FIG. 5, the personal computer 50 includes a microprocessor 60, which may be connected to a system bus 62. The system bus 62 connects to a memory controller 64, which in turn connects to a plurality of memory modules 66. The memory modules 66 may be implemented by the VSMPs 12 in the configurations illustrated in FIGS. 1 to 3. The system bus may connect to a bridge 68, which in turn may connect to a peripheral component interconnect ("PCI") bus 70. A variety of input output devices 72 such as a modem, a keyboard, a display screen, a hard disk drive, a CD ROM drive and the like may be connected to the bus 62.
While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations and it is intended that the appended claims cover all such modifications and variations that fall within the true spirit and scope of the present invention.

Claims (20)

What is claimed is:
1. An integrated circuit package, comprising:
an integrated circuit chip including a surface having at least two edges;
a plurality of signal contacts along a first edge of said surface; and
at least one power supply contact adjacent said surface on a different edge of said surface of said integrated circuit chip.
2. The package of claim 1, wherein leads disposed on said surface of said integrated circuit chip extend to said signal contacts.
3. The package of claim 1, wherein a ground connection is also provided at the same edge as said at least one power supply contact.
4. The package of claim 1, wherein said at least one power supply contact comprises a number of pins located along said different edge of said surface of said integrated circuit chip, at least some of said pins being ganged together and connected to an on-chip power supply lead.
5. The package of claim 1, wherein said package is a vertical surface mount package.
6. The package of claim 4, including signal leads and a power supply lead, wherein said signal contacts on said first edge connect to said signal leads and said at least one power supply contact connects to said power supply lead, said power supply lead being wider than said signal leads.
7. A vertical surface mount integrated circuit package, comprising:
at least one integrated circuit chip having a pair of opposed edges;
a plurality of connections along one edge of said at least one integrated circuit chip; and
at least one power supply connection on the opposite edge of said at least one integrated circuit chip.
8. The package of claim 7, wherein said at least one power supply connection includes a number of contacts, said contacts being ganged together and connected to a power supply lead on said at least one integrated circuit chip.
9. A method of electrically connecting to an integrated circuit die, comprising:
electrically contacting said die at a plurality of locations along a first edge of said die for signal transmission; and
electrically contacting said die along a second edge of said die for power transmission.
10. The method of claim 9, wherein electrically contacting said die along said second edge includes providing a plurality of power contacts, ganging at least some of said power contacts together and connecting said ganged power contacts to a power supply lead.
11. A computer system, comprising:
a processor; and
system memory operably connectable to said processor, said system memory comprising:
at least one memory package, said at least one memory package having at least two edges including a first edge having a plurality of power supply contacts and at least one ground contact disposed therealong and a second edge having signal contacts disposed therealong.
12. The computer system of claim 11, including a bus connected to said processor and an input/output device connected to said bus.
13. The computer system of claim 11, including signal leads connected to said signal contacts and a power supply lead connected to at least some of said plurality of power supply contacts, said signal leads being narrower than said power supply lead.
14. The computer system of claim 11, wherein said system memory is in the form of a dynamic random access memory.
15. An electronic device, comprising:
a first board;
a plurality of vertical mount packages, said packages each having a first end electrically connected to said first board;
a second board;
said packages of said plurality each including a second end, said second board electrically connected to said second ends of said packages; and
a plurality of signal contacts along each of said first ends of said packages and at least one power supply contact on each of said second ends of said packages.
16. The device of claim 15, wherein said at least one power supply contact comprises a plurality of power supply contacts ganged together and connected to a power supply lead.
17. The device of claim 16, including signal leads within said packages connected to said signal contacts, said signal leads being narrower than said power supply lead.
18. The device of claim 17, including a power supply terminal on said first board and a conductor connecting the power supply terminal on said first board to said second board.
19. The device of claim 11, wherein at least some of said plurality of power supply contacts are ganged together.
20. The device of claim 17, including a ground terminal on said first board and a conductor connecting the ground terminal on said first board to said second board.
US08/928,875 1997-09-12 1997-09-12 IC packages including separated signal and power supply edge connections, systems and devices including such packages, and methods of connecting such packages Expired - Fee Related US6043558A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/928,875 US6043558A (en) 1997-09-12 1997-09-12 IC packages including separated signal and power supply edge connections, systems and devices including such packages, and methods of connecting such packages

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/928,875 US6043558A (en) 1997-09-12 1997-09-12 IC packages including separated signal and power supply edge connections, systems and devices including such packages, and methods of connecting such packages

Publications (1)

Publication Number Publication Date
US6043558A true US6043558A (en) 2000-03-28

Family

ID=25456921

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/928,875 Expired - Fee Related US6043558A (en) 1997-09-12 1997-09-12 IC packages including separated signal and power supply edge connections, systems and devices including such packages, and methods of connecting such packages

Country Status (1)

Country Link
US (1) US6043558A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030222332A1 (en) * 2002-05-29 2003-12-04 Intel Corporation High-power lga socket
US6839242B2 (en) 2003-02-13 2005-01-04 Rincon Research Corporation Reconfigurable circuit modules
US20050133901A1 (en) * 2003-12-17 2005-06-23 Texas Instruments Incorporated System and method for delivering power to a semiconductor device
US20060095622A1 (en) * 2004-10-28 2006-05-04 Spansion, Llc System and method for improved memory performance in a mobile device
US20100237484A1 (en) * 2009-03-19 2010-09-23 Samsung Electronics Co., Ltd. Semiconductor package

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4734909A (en) * 1982-03-08 1988-03-29 Sperry Corporation Versatile interconnection bus
US4934820A (en) * 1987-10-20 1990-06-19 Hitachi, Ltd. Semiconductor device
US5229916A (en) * 1992-03-04 1993-07-20 International Business Machines Corporation Chip edge interconnect overlay element
US5252853A (en) * 1991-09-19 1993-10-12 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor device having tab tape and particular power distribution lead structure
US5260601A (en) * 1988-03-14 1993-11-09 Texas Instruments Incorporated Edge-mounted, surface-mount package for semiconductor integrated circuit devices
US5349235A (en) * 1992-09-08 1994-09-20 Samsung Electronics Co., Ltd. High density vertically mounted semiconductor package
US5394008A (en) * 1992-06-30 1995-02-28 Hitachi, Ltd. Semiconductor integrated circuit device
US5406028A (en) * 1991-03-20 1995-04-11 Hitachi, Ltd. Packaged semiconductor device having stress absorbing film
US5428247A (en) * 1992-12-17 1995-06-27 Samsung Electronics Co., Ltd. Down-bonded lead-on-chip type semiconductor device
US5444304A (en) * 1992-08-24 1995-08-22 Hitachi, Ltd. Semiconductor device having a radiating part
US5451815A (en) * 1993-06-25 1995-09-19 Fujitsu Limited Semiconductor device with surface mount package adapted for vertical mounting
US5468991A (en) * 1992-12-31 1995-11-21 Samsung Electronics Co., Ltd. Lead frame having dummy leads
US5473188A (en) * 1993-07-16 1995-12-05 Kabushiki Kaisha Toshiba Semiconductor device of the LOC structure type having a flexible wiring pattern
US5497027A (en) * 1993-11-30 1996-03-05 At&T Global Information Solutions Company Multi-chip module packaging system
US5535342A (en) * 1992-11-05 1996-07-09 Giga Operations Corporation Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication of two different bus protocols
US5534729A (en) * 1993-06-29 1996-07-09 Texas Instruments Incorporated Integrated circuit lead frame for coupling to non-neighboring bond pads
US5574310A (en) * 1991-05-17 1996-11-12 Fujitsu Limited Semiconductor package for surface mounting with reinforcing members on support legs
US5632029A (en) * 1990-03-06 1997-05-20 Xerox Corporation Multi-segmented bus and method of operation
US5633785A (en) * 1994-12-30 1997-05-27 University Of Southern California Integrated circuit component package with integral passive component
US5635760A (en) * 1993-07-01 1997-06-03 Nec Corporation Surface mount semiconductor device
US5700975A (en) * 1994-04-28 1997-12-23 Mega Chips Corporation Semiconductor device
US5861666A (en) * 1995-08-30 1999-01-19 Tessera, Inc. Stacked chip assembly
US5877975A (en) * 1996-08-13 1999-03-02 Nexcom Technology, Inc. Insertable/removable digital memory apparatus and methods of operation thereof

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4734909A (en) * 1982-03-08 1988-03-29 Sperry Corporation Versatile interconnection bus
US4934820A (en) * 1987-10-20 1990-06-19 Hitachi, Ltd. Semiconductor device
US5260601A (en) * 1988-03-14 1993-11-09 Texas Instruments Incorporated Edge-mounted, surface-mount package for semiconductor integrated circuit devices
US5632029A (en) * 1990-03-06 1997-05-20 Xerox Corporation Multi-segmented bus and method of operation
US5466888A (en) * 1991-03-20 1995-11-14 Hitachi, Ltd. Packaged semiconductor device having stress absorbing film
US5406028A (en) * 1991-03-20 1995-04-11 Hitachi, Ltd. Packaged semiconductor device having stress absorbing film
US5574310A (en) * 1991-05-17 1996-11-12 Fujitsu Limited Semiconductor package for surface mounting with reinforcing members on support legs
US5252853A (en) * 1991-09-19 1993-10-12 Mitsubishi Denki Kabushiki Kaisha Packaged semiconductor device having tab tape and particular power distribution lead structure
US5229916A (en) * 1992-03-04 1993-07-20 International Business Machines Corporation Chip edge interconnect overlay element
US5394008A (en) * 1992-06-30 1995-02-28 Hitachi, Ltd. Semiconductor integrated circuit device
US5444304A (en) * 1992-08-24 1995-08-22 Hitachi, Ltd. Semiconductor device having a radiating part
US5349235A (en) * 1992-09-08 1994-09-20 Samsung Electronics Co., Ltd. High density vertically mounted semiconductor package
US5535342A (en) * 1992-11-05 1996-07-09 Giga Operations Corporation Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication of two different bus protocols
US5428247A (en) * 1992-12-17 1995-06-27 Samsung Electronics Co., Ltd. Down-bonded lead-on-chip type semiconductor device
US5468991A (en) * 1992-12-31 1995-11-21 Samsung Electronics Co., Ltd. Lead frame having dummy leads
US5451815A (en) * 1993-06-25 1995-09-19 Fujitsu Limited Semiconductor device with surface mount package adapted for vertical mounting
US5534729A (en) * 1993-06-29 1996-07-09 Texas Instruments Incorporated Integrated circuit lead frame for coupling to non-neighboring bond pads
US5635760A (en) * 1993-07-01 1997-06-03 Nec Corporation Surface mount semiconductor device
US5473188A (en) * 1993-07-16 1995-12-05 Kabushiki Kaisha Toshiba Semiconductor device of the LOC structure type having a flexible wiring pattern
US5497027A (en) * 1993-11-30 1996-03-05 At&T Global Information Solutions Company Multi-chip module packaging system
US5700975A (en) * 1994-04-28 1997-12-23 Mega Chips Corporation Semiconductor device
US5633785A (en) * 1994-12-30 1997-05-27 University Of Southern California Integrated circuit component package with integral passive component
US5861666A (en) * 1995-08-30 1999-01-19 Tessera, Inc. Stacked chip assembly
US5877975A (en) * 1996-08-13 1999-03-02 Nexcom Technology, Inc. Insertable/removable digital memory apparatus and methods of operation thereof

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050164529A1 (en) * 2002-05-29 2005-07-28 Intel Corporation High-power LGA socket
WO2003103045A1 (en) * 2002-05-29 2003-12-11 Intel Corporation High-power land grid array package and socket
US6870251B2 (en) 2002-05-29 2005-03-22 Intel Corporation High-power LGA socket
US20030222332A1 (en) * 2002-05-29 2003-12-04 Intel Corporation High-power lga socket
US7402182B2 (en) 2002-05-29 2008-07-22 Intel Corporation High-power LGA socket
CN100449746C (en) * 2002-05-29 2009-01-07 英特尔公司 High-power land grid array package and socket
US6839242B2 (en) 2003-02-13 2005-01-04 Rincon Research Corporation Reconfigurable circuit modules
US20050083080A1 (en) * 2003-02-13 2005-04-21 Forinash John M. Reconfigurable circuit modules
US7265992B2 (en) 2003-02-13 2007-09-04 Rincon Research Corporation Negotiating electrical signal pathway compatibility between reconfigurable circuit modules
US20050133901A1 (en) * 2003-12-17 2005-06-23 Texas Instruments Incorporated System and method for delivering power to a semiconductor device
US20060095622A1 (en) * 2004-10-28 2006-05-04 Spansion, Llc System and method for improved memory performance in a mobile device
US20100237484A1 (en) * 2009-03-19 2010-09-23 Samsung Electronics Co., Ltd. Semiconductor package
US8169066B2 (en) * 2009-03-19 2012-05-01 Samsung Electronics Co., Ltd. Semiconductor package

Similar Documents

Publication Publication Date Title
US6900530B1 (en) Stacked IC
US6707684B1 (en) Method and apparatus for direct connection between two integrated circuits via a connector
US7072201B2 (en) Memory module
US6093029A (en) Vertically stackable integrated circuit
US6614664B2 (en) Memory module having series-connected printed circuit boards
EP1264347B1 (en) Electronic module having a three dimensional array of carrier-mounted integrated circuit packages
US6097883A (en) Dual state memory card having combined and single circuit operation
EP1327265B1 (en) Electronic module having canopy-type carriers
US20040108590A1 (en) Carrier-based electronic module
US7566959B2 (en) Planar array contact memory cards
US6381140B1 (en) Memory module
US20100032820A1 (en) Stacked Memory Module
US5892275A (en) High performance power and ground edge connect IC package
US20040160745A1 (en) Printed board unit and electronic apparatus
US6043558A (en) IC packages including separated signal and power supply edge connections, systems and devices including such packages, and methods of connecting such packages
US6507496B2 (en) Module having integrated circuit packages coupled to multiple sides with package types selected based on inductance of leads to couple the module to another component
US6392896B1 (en) Semiconductor package containing multiple memory units
US20040201968A1 (en) Multi-bank memory module
EP0221496A2 (en) Integrated circuit package
US6108228A (en) Quad in-line memory module
US7040934B2 (en) Add-in card to backplane connecting apparatus
CN112382624A (en) Chip and mainboard
EP0220460B1 (en) Stacked module using standard integrated circuit chips
JPS61120454A (en) Package of integrated circuit for data memory
US6305946B1 (en) Power connector combining signal connection

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MANNING, TROY;REEL/FRAME:008717/0067

Effective date: 19970825

FPAY Fee payment

Year of fee payment: 4

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20120328