US6414562B1 - Circuit and method for impedance matching - Google Patents

Circuit and method for impedance matching Download PDF

Info

Publication number
US6414562B1
US6414562B1 US08/863,153 US86315397A US6414562B1 US 6414562 B1 US6414562 B1 US 6414562B1 US 86315397 A US86315397 A US 86315397A US 6414562 B1 US6414562 B1 US 6414562B1
Authority
US
United States
Prior art keywords
coupled
terminal
electrode
output
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/863,153
Inventor
Gerard Jean Louis Bouisse
John E. Morgan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Xinguodu Tech Co Ltd
NXP BV
NXP USA Inc
Adeia Semiconductor Technologies LLC
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to US08/863,153 priority Critical patent/US6414562B1/en
Assigned to MOTOROLA, INC. reassignment MOTOROLA, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BOUISSE, GERARD JEAN LOUIS
Priority to US10/117,621 priority patent/US20020145483A1/en
Application granted granted Critical
Publication of US6414562B1 publication Critical patent/US6414562B1/en
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MOTOROLA, INC.
Assigned to CITIBANK, N.A. AS COLLATERAL AGENT reassignment CITIBANK, N.A. AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE ACQUISITION CORPORATION, FREESCALE ACQUISITION HOLDINGS CORP., FREESCALE HOLDINGS (BERMUDA) III, LTD., FREESCALE SEMICONDUCTOR, INC.
Assigned to TESSERA INTELLECTUAL PROPERTIES, INC. reassignment TESSERA INTELLECTUAL PROPERTIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to CITIBANK, N.A., AS COLLATERAL AGENT reassignment CITIBANK, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to CITIBANK, N.A., AS NOTES COLLATERAL AGENT reassignment CITIBANK, N.A., AS NOTES COLLATERAL AGENT SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to FREESCALE SEMICONDUCTOR, INC. reassignment FREESCALE SEMICONDUCTOR, INC. PATENT RELEASE Assignors: CITIBANK, N.A., AS COLLATERAL AGENT
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Assignors: CITIBANK, N.A.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. SUPPLEMENT TO THE SECURITY AGREEMENT Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP USA, INC. reassignment NXP USA, INC. MERGER (SEE DOCUMENT FOR DETAILS). Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to NXP USA, INC. reassignment NXP USA, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Assignors: FREESCALE SEMICONDUCTOR, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Assignors: CITIBANK, N.A.
Anticipated expiration legal-status Critical
Assigned to SHENZHEN XINGUODU TECHNOLOGY CO., LTD. reassignment SHENZHEN XINGUODU TECHNOLOGY CO., LTD. CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP B.V. reassignment NXP B.V. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC. reassignment MORGAN STANLEY SENIOR FUNDING, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Assignors: CITIBANK, N.A.
Assigned to NXP B.V. reassignment NXP B.V. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Assigned to NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. reassignment NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC. CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Assignors: MORGAN STANLEY SENIOR FUNDING, INC.
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38Impedance-matching networks
    • H03H7/40Automatic matching of load impedance to source impedance
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02Transmitters
    • H04B1/04Circuits
    • H04B1/0458Arrangements for matching and coupling between power amplifier and antenna or between amplifying stages

Definitions

  • the present invention relates, in general, to semiconductor circuits and, more particularly, to Radio Frequency (RF) circuits.
  • RF Radio Frequency
  • the performance of an RF power amplifier depends on the impedance of a load coupled to the output of the RF power amplifier.
  • An RF power amplifier is generally designed to perform optimally when the load impedance has a predetermined value such as, for example, 50 ohms ( ⁇ ). When the load impedance differs from the predetermined value, the performance, such as output power, efficiency, linearity, etc., of the power amplifier is degraded.
  • an RF power amplifier In communication applications, an RF power amplifier is typically used to amplify an RF signal before the RF signal is transmitted through an antenna.
  • the impedance of the antenna depends on the environment in which the antenna operates.
  • an isolator is coupled between the power amplifier and the antenna.
  • the isolator which is also referred to as a circulator, has a first terminal coupled to the output of the power amplifier, a second terminal coupled to the antenna, and a third terminal coupled to ground via a device having a fixed impedance, e.g., 50 ⁇ .
  • the output signal of the power amplifier is transmitted to the antenna through the first and second terminals of the isolator.
  • the signal reflected back from the antenna due to an impedance mismatch is transmitted to ground via the third terminal of the isolator and the fixed impedance device.
  • the impedance mismatch of the antenna does not affect the performance of the power amplifier.
  • an isolator is big, expensive, and power inefficient. It is not suitable for use in low cost, low power, portable communication systems.
  • circuits and a method for maintaining the optimum performance of a power amplifier under various operating conditions It is desirable for the circuit to be simple and inexpensive. It is also desirable for the circuit to be small. It would be of further advantage for the method to be power efficient and suitable for use in low power applications.
  • FIG. 1 is a schematic diagram of an impedance matching circuit in accordance with a first embodiment of the present invention.
  • FIG. 2 is a schematic diagram of an impedance matching circuit in accordance with a second embodiment of the present invention.
  • the present invention provides a circuit and a method for impedance matching between two circuit elements such as, for example, a power amplifier and an antenna.
  • an impedance matching circuit is coupled between the two circuit elements.
  • the impedance matching circuit samples a signal transmitted from the first circuit element to the second circuit element and a signal that may be reflected back from the second circuit element when there is an impedance mismatch between the two circuit elements.
  • the amplitudes and the phases of the two sampled signals are compared with each other to calculate the impedance mismatch.
  • a control logic circuit adjusts the capacitance and inductance values of variable capacitance and inductance elements in the impedance matching circuit, thereby matching the impedance of the second circuit element to that of the first circuit element and maintaining an optimum operating condition for the first circuit element.
  • FIG. 1 is a schematic diagram of an impedance matching circuit 10 in accordance with a first embodiment of the present invention.
  • Impedance matching circuit 10 which is also referred to as an impedance matching network, has an input terminal 11 coupled to a driver 12 , e.g., a power amplifier, and an output terminal 18 coupled to a load 19 , e.g., an antenna.
  • driver 12 is designed to perform optimally when its load is a resistive load having an input impedance of approximately 50 ohms ( ⁇ ).
  • impedance matching circuit 10 maintains an input impedance of approximately 50 ⁇ at terminal 11 , thereby maintaining an optimal operating condition for driver 12 .
  • Impedance matching circuit 10 can be implemented as an integrated circuit, a discrete circuit, or a hybrid circuit.
  • Impedance matching circuit 10 includes an interface circuit 20 comprised of capacitance elements 23 and 27 , an inductance element 35 , and capacitors 42 , 44 , 46 , and 48 .
  • Capacitor 42 provides direct current (DC) signal isolation between terminal 11 and capacitance element 23 .
  • Capacitor 44 provides DC signal isolation between capacitance element 23 and inductance element 35 .
  • Capacitor 46 provides DC signal isolation between inductance element 35 and capacitance element 27 .
  • Capacitor 48 provides DC signal isolation between capacitance element 27 and terminal 18 .
  • capacitors 42 , 44 , 46 , and 48 are also referred to as DC signal blocking capacitors.
  • the capacitance values of capacitors 42 , 44 , 46 , and 48 are preferably such that they are self-resonant over the frequency range in which impedance matching circuit 10 operates.
  • the capacitance values of capacitors 42 , 44 , 46 , and 48 are between approximately 10 pico-Farads (pF) and approximately 50 pF. It should be noted that it is not necessary for capacitors 42 , 44 , 46 , and 48 to have the same capacitance.
  • Capacitance element 23 includes a voltage controlled variable capacitor 22 and a resistor 24 .
  • a first electrode of capacitor 22 and a first electrode of resistor 24 are connected together to form a first terminal of capacitance element 23 , which is connected to one electrode of capacitor 42 .
  • the other electrode of capacitor 42 forms an input of interface circuit 20 and is connected to terminal 11 of impedance matching circuit 10 .
  • a second electrode of capacitor 22 forms a second terminal of capacitance element 23 and is connected for receiving a reference voltage at a voltage supply conductor 30 .
  • conductor 30 is at ground voltage level.
  • a second electrode of resistor 24 forms a control terminal 25 of capacitance element 23 .
  • the capacitance of capacitor 22 can be adjusted by a voltage signal applied to control terminal 25 .
  • capacitance element 23 is also referred to as a variable capacitance element or an adjustable capacitance element.
  • Capacitor 22 is referred to as a shunt capacitor.
  • the capacitance of capacitor 22 varies over a range from approximately 1 pF to approximately 10 pF, and the resistance of resistor 24 is between approximately 5 kilo-ohms (k ⁇ ) and approximately 20 k ⁇ .
  • Capacitance element 27 includes a voltage controlled variable capacitor 26 and a resistor 28 .
  • a first electrode of capacitor 26 and a first electrode of resistor 28 are connected together to form a first terminal of capacitance element 27 , which is connected to one electrode of capacitor 48 .
  • the other electrode of capacitor 48 forms an output of interface circuit 20 and is coupled to terminal 18 of impedance matching circuit 10 .
  • a second electrode of capacitor 26 forms a second terminal of capacitance element 27 and is connected for receiving the reference voltage at voltage supply conductor 30 .
  • a second electrode of resistor 28 forms a control terminal 29 of capacitance element 27 .
  • the capacitance of capacitor 26 can be adjusted by a voltage signal applied to control terminal 29 .
  • capacitance element 27 is also referred to as a variable capacitance element or an adjustable capacitance element.
  • Capacitor 26 is referred to as a shunt capacitor.
  • the capacitance of capacitor 26 varies over a range from approximately 1 pF to approximately 10 pF, and the resistance of resistor 28 is between approximately 5 k ⁇ and approximately 20 k ⁇ .
  • Inductance element 35 includes an inductor 32 , a voltage controlled variable capacitor 34 , and resistors 36 and 38 .
  • a first electrode of inductor 32 forms a first terminal of inductance element 35 and is coupled to the first terminal of capacitance element 23 via capacitor 44 .
  • a second electrode of inductor 32 is connected to a first electrode of capacitor 34 and to a first electrode of resistor 36 .
  • a second electrode of capacitor 34 and a first electrode of resistor 38 are connected together to form a second terminal of inductance element 35 , which is coupled to the first terminal of capacitance element 27 via capacitor 46 .
  • a second electrode of resistor 36 is connected for receiving the reference voltage at voltage supply conductor 30 .
  • a second electrode of resistor 38 forms a control terminal 39 of inductance element 35 .
  • the impedance of inductor 32 and the impedance of capacitor 34 over the frequency range in which impedance matching circuit 10 operates are such that inductance element 35 is effectively an inductive element.
  • the inductance of inductance element 35 is determined by the inductance of inductor 32 and the capacitance of capacitor 34 . Because the capacitance of capacitor 34 can be adjusted by a voltage signal applied to control terminal 39 , the inductance of inductance element 35 is also adjustable. Therefore, inductance element 35 is referred to as a variable inductance element or an adjustable inductance element.
  • Inductor 32 and capacitor 34 are referred to as a series inductor and a series capacitor, respectively.
  • the inductance of the inductor 32 is between approximately 5 nano-henries (nH) and approximately 40 nH
  • the capacitance of capacitor 34 varies over a range from approximately 1 pF to approximately 10 pF
  • the resistance values of resistors 36 and 38 are between approximately 5 k ⁇ and approximately 20 k ⁇ .
  • the capacitance values of capacitance elements 23 and 27 , and the inductance value of inductance element 35 are adjustable via voltage signals at control terminals 25 , 29 , and 39 , respectively.
  • Interface circuit 20 maintains a predetermined impedance, e.g., approximately 50 ⁇ , at terminal 11 .
  • Driver 12 is designed to perform optimally at the predetermined impedance value.
  • Impedance mismatch is typically calculated using a Smith Chart, which is well known to those skilled in the art. It should be understood that driver 12 can also be designed to perform optimally at other impedance values.
  • impedance matching circuit 10 is not limited to matching the input impedance of load 19 to 50 ⁇ .
  • impedance matching circuit 10 can be designed to match the input impedance of load 19 to other predetermined impedance values such as, for example, 25 ⁇ , 75 ⁇ , 100 ⁇ , etc.
  • the signal transmitted from driver 12 to load 19 is a Radio Frequency (RF) signal having a frequency of approximately 900 mega-Hertz and inductor 32 has an inductance of approximately 18 nH.
  • Interface circuit 20 is capable of maintaining an input impedance of approximately 50 ⁇ at terminal 11 when the mismatch between the input impedance of load 19 and the predetermined impedance value is within a predetermined range.
  • interface circuit 20 is capable of maintaining the predetermined impedance at terminal 11 when the magnitude of the impedance mismatch between the input impedance of load 19 and the predetermined impedance is no greater than approximately three times the magnitude of the predetermined impedance, i.e., the mismatch is no greater than approximately 3:1. This is true regardless of whether load 19 is a resistive load, a capacitive load, or an inductive load.
  • the signal transmitted from driver 12 to load 19 is an RF signal having a frequency of approximately 1.9 giga-Hertz and inductor 32 has an inductance of approximately 8.2 nH.
  • Interface circuit 20 is able to maintain an input impedance of approximately 50 ⁇ at terminal 11 when the mismatch between the input impedance of load 19 and the predetermined impedance value is within a range no greater than approximately 3:1. This is also true regardless of whether load 19 is a resistive load, a capacitive load, or an inductive load.
  • load 19 may be either a resistive load or a capacitive load, but not an inductive load.
  • interface circuit 20 it is not always necessary for interface circuit 20 to be able to maintain the predetermined impedance value at terminal 11 regardless of whether load 19 is a resistive load, a capacitive load, or an inductive load.
  • a limited impedance matching capability is sometimes sufficient to maintain an optimum operating condition for driver 12 .
  • one of the two shunt capacitors 22 and 26 can be replaced by a fixed capacitor. Therefore, either capacitance element 23 or capacitance element 27 can be a capacitance element with a fixed capacitance value.
  • Impedance matching circuit 10 also includes a Voltage Standing Wave Ratio (VSWR) detection element 50 comprised of a bidirectional coupler 55 , a phase comparator 57 , and a magnitude comparator 60 .
  • a terminal 51 of coupler 55 serves as a first terminal of VSWR detection element 50 and is connected to the output of interface circuit 20 .
  • a terminal 52 of coupler 55 serves as a second terminal of VSWR detection element 50 and is connected to terminal 18 of impedance matching circuit 10 .
  • Coupler 55 also has sampling ports 53 and 54 . In operation, a sampled signal is generated at sampling port 53 in accordance with a signal transmitted from driver 12 to load 19 via coupler 55 . Likewise, a sampled signal is generated at sampling port 54 in accordance with a signal reflected back from load 19 .
  • Bidirectional couplers are well known to those skilled in the art.
  • Phase comparator 57 includes a mixer 56 and a low pass filter 58 .
  • a first signal port such as, for example, an RF port of mixer 56 serves as a first input of phase comparator 57 and is connected to sampling port 53 of coupler 55 .
  • a second signal port such as, for example, a Local Oscillator (LO) port of mixer 56 serves as a second input of phase comparator 57 and is connected to sampling port 54 of coupler 55 .
  • An output port such as, for example, an Intermediate Frequency (IF) port of mixer 50 is connected to an input of low pass filter 58 .
  • An output of low pass filter 58 serves as an output of phase comparator 57 and is connected to a VSWR phase output 59 of VSWR detection element 50 .
  • IF Intermediate Frequency
  • Magnitude comparator 60 includes peak detectors 61 and 62 , and a differential amplifier 74 .
  • Peak detector 61 rectifies a sampled signal from sampling port 53 and generates a low frequency signal which is substantially proportional to the amplitude of the signal at sampling port 53 .
  • peak detector 62 rectifies a sampled signal from sampling port 54 and generates a low frequency signal which is substantially proportional to the amplitude of the signal at sampling port 54 .
  • Peak detectors 61 and 62 are also referred to as rectifiers.
  • Differential amplifier 74 compares the two low frequency signals transmitted from rectifiers 61 and 62 and generates an output signal that is substantially proportional to a ratio of the amplitude of the sampled signal at sampling port 53 to that of the sampled signal at sampling port 54 .
  • Rectifier 61 is comprised of a diode 63 , a resistor 65 , and a capacitor 67 .
  • An anode of diode 63 serves as a first input of magnitude comparator 60 and is connected to sampling port 53 of coupler 55 .
  • a cathode of diode 63 , a first electrode of resistor 65 , and a first electrode of capacitor 67 are connected together to form an output of rectifier 61 , which is connected to a first input of differential amplifier 74 .
  • a second electrode of resistor 65 and a second electrode of capacitor 67 are connected for receiving the reference voltage at voltage supply conductor 30 . Resistor 65 and capacitor 67 form a low pass filter 71 in rectifier 61 .
  • rectifier 62 is comprised of a diode 64 , a resistor 66 , and a capacitor 68 .
  • An anode of diode 64 serves as a second input of magnitude comparator 60 and is connected to sampling port 54 of coupler 55 .
  • a cathode of diode 64 , a first electrode of resistor 66 , and a first electrode of capacitor 68 are connected together to form an output of rectifier 62 , which is connected to a second input of differential amplifier 74 .
  • a second electrode of resistor 66 and a second electrode of capacitor 68 are connected for receiving the reference voltage at voltage supply conductor 30 .
  • Resistor 66 and capacitor 68 form a low pass filter 72 in rectifier 62 .
  • An output of differential amplifier 74 is connected to a VSWR magnitude output 79 of VSWR detection element 50 .
  • VSWR detection element 50 is not limited to that shown in FIG. 1 . Any circuit that is capable of comparing the phases and magnitudes of two signals of substantially the same frequency can replace VSWR detection element 50 in impedance matching circuit 10 .
  • Impedance matching circuit 10 further includes a control logic circuit 80 .
  • a first input of control logic circuit 80 is connected to VSWR phase output 59 of VSWR detection element 50 .
  • a second input of control logic circuit 80 is connected to VSWR magnitude output 79 of VSWR detection element 50 .
  • Control logic circuit 80 also has three outputs which are connected to corresponding control terminals 25 , 29 , and 39 of interface circuit 20 .
  • a signal is transmitted from driver 12 to load 19 via impedance matching circuit 10 .
  • a signal will be reflected back to impedance matching circuit 10 if the input impedance of load 19 has a mismatch from the predetermined impedance value, e.g., approximately 50 ⁇ .
  • the reflected signal is transmitted to terminal 52 of coupler 55 .
  • Coupler 55 samples the transmitted signal at terminal 51 and the reflected signal at terminal 52 , thereby generating a sampled transmitted signal and a sampled reflected signal at sampling ports 53 and 54 , respectively.
  • the amplitudes of the sampled transmitted signal at sampling port 53 and the sampled reflected signal at sampling port 54 are proportional to the amplitudes of the transmitted signal at terminal 51 and the reflected signal at terminal 52 , respectively, and the two coefficients of proportionality are substantially equal to each other.
  • Mixer 56 in phase comparator 57 mixes the sampled transmitted signal and the sampled reflected signal to generate a multiplied signal at its output port. Because the transmitted signal and the reflected signal have the same frequency as each other, a low frequency component of the multiplied signal is substantially proportional to the phase difference between the two signals. This low frequency component of the multiplied signal is also referred to as a phase signal of VSWR detection element 50 .
  • the phase signal is transmitted through low pass filter 58 to VSWR phase output 59 .
  • Rectifiers 61 and 62 rectify the sampled transmitted signal from sampling port 53 and the sampled reflected signal from sampling port 54 , respectively, of coupler 55 .
  • Differential amplifier 74 compares the two rectified signals and generates an output signal that is substantially proportional to a ratio of the amplitude of the sampled transmitted signal to the amplitude of the sampled reflected signal.
  • the output signal of differential amplifier 74 is also referred to as a magnitude signal of VSWR detection element 50 .
  • the magnitude signal is transmitted to VSWR magnitude output 79 .
  • Control logic circuit 80 receives two control signals from VSWR detection element 50 .
  • the first control signal is the phase signal at VSWR phase output 59
  • the second control signal is the magnitude signal at VSWR magnitude output 79 .
  • control logic circuit 80 Based on these control signals, control logic circuit 80 generates voltage signals for adjusting capacitors 22 , 26 , and 34 in interface circuit 20 .
  • a memory unit e.g., a Static Random Access Memory (SRAM) unit, in control logic circuit 80 stores a look-up table of the desired voltage values for the voltage signals corresponding to various values of the phase and magnitude signals.
  • an algorithm is used to calculate the desired voltage values for the voltage signals corresponding to various values of the phase and magnitude signals.
  • Interface circuit 20 receives the voltage signals of control logic circuit 80 via control terminals 25 , 29 , and 39 and uses the voltage signals to adjust the capacitance values of corresponding capacitors 22 , 26 , and 34 .
  • the voltage signal at control terminal 25 provides a voltage bias to capacitor 22 via resistor 24 and adjusts the capacitance value of capacitance element 23 .
  • the voltage signal at control terminal 29 provides a voltage bias to capacitor 26 via resistor 28 and adjusts the capacitance value of capacitance element 27 .
  • the voltage signal at control terminal 39 provides a voltage bias to capacitor 34 via resistors 36 and 38 and adjusts the capacitance value of capacitor 34 and the inductance value of inductance element 35 .
  • Capacitance elements 23 and 27 , and inductance element 35 cooperate to maintain an input impedance of approximately 50 ⁇ at terminal 11 , thereby optimizing the performance of driver 12 .
  • FIG. 2 is a schematic diagram of an impedance matching circuit 110 in accordance with a second embodiment of the present invention.
  • Impedance matching circuit 110 which is also referred to as an impedance matching network, has a terminal 111 coupled to a first circuit element, e.g., a power amplifier 112 , and a terminal 118 coupled to a second circuit element, e.g., a load 119 of power amplifier 112 .
  • Impedance matching circuit 110 can be implemented as an integrated circuit, a discrete circuit, or a hybrid circuit.
  • Power amplifier 112 typically includes several amplification stages.
  • An amplification stage 113 is shown in FIG. 2 as the last amplification stage in power amplifier 112 .
  • An inductor 114 and a capacitor 116 form an impedance matching element 115 in power amplifier 112 .
  • Inductor 114 has one electrode connected to an output of amplification stage 113 .
  • the other electrode of inductor 114 is connected to an electrode of capacitor 116 to form a node 117 , which is connected to terminal 111 .
  • the other electrode of capacitor 116 is connected to a voltage supply conductor 130 .
  • voltage supply conductor 130 is at ground voltage level.
  • Impedance matching circuit 110 includes an interface circuit 120 that matches the input impedance at terminal 111 to the output impedance of power amplifier 112 at the node 117 .
  • Interface circuit 120 is comprised of a capacitance element 127 , an inductance element 135 , and capacitors 144 , 146 , and 148 .
  • Capacitor 144 provides DC signal isolation between terminal 111 and inductance element 135 .
  • Capacitor 146 provides DC signal isolation between inductance element 135 and capacitance element 127 .
  • Capacitor 148 provides DC signal isolation between capacitance element 127 and terminal 118 .
  • capacitors 144 , 146 , and 148 are also referred to as DC signal blocking capacitors.
  • the capacitance values of capacitors 144 , 146 , and 148 are between approximately 10 pF and approximately 50 pF. If impedance matching circuit 110 is implemented as a hybrid circuit, the capacitance values of capacitors 144 , 146 , and 148 are preferably such that they are self-resonant over the frequency range in which impedance matching circuit 110 operates. It should be noted that it is not necessary for capacitors 144 , 146 , and 148 to have the same capacitance.
  • Inductance element 135 includes an inductor 132 , a voltage controlled variable capacitor 134 , and resistors 136 and 138 .
  • a first electrode of inductor 132 forms a first terminal of inductance element 135 and is coupled to terminal 111 via capacitor 144 .
  • a second electrode of inductor 132 is connected to a first electrode of capacitor 134 and to a first electrode of resistor 136 .
  • a second electrode of capacitor 134 and a first electrode of resistor 138 are connected together to form a second terminal of inductance element 135 .
  • a second electrode of resistor 136 is connected for receiving a reference voltage at voltage supply conductor 130 .
  • a second electrode of resistor 138 forms a control terminal 139 of inductance element 135 .
  • the impedance of inductor 132 and the impedance of capacitor 134 over the frequency range in which impedance matching circuit 110 operates are such that inductance element 135 is effectively an inductive element whose inductance is determined by the inductance of inductor 132 and the capacitance of capacitor 134 . Because the capacitance of capacitor 134 can be adjusted by a voltage signal applied to control terminal 139 , the inductance of inductance element 135 is also adjustable. Therefore, inductance element 135 is referred to as a variable inductance element or an adjustable inductance element.
  • the inductance of inductor 132 is between approximately 5 nH and approximately 40 nH
  • the capacitance of capacitor 134 varies over a range from approximately 1 pF to approximately 10 pF
  • the resistance values of resistors 136 and 138 are between approximately 5 k ⁇ and approximately 20 k ⁇ .
  • Capacitance element 127 includes a voltage controlled variable capacitor 126 and a resistor 128 .
  • a first electrode of capacitor 126 and a first electrode of resistor 128 are connected together to form a first terminal of capacitance element 127 , which is coupled to the second terminal of inductance element 135 via capacitor 146 and connected to one electrode of capacitor 148 .
  • the other electrode of capacitor 148 forms an output of interface circuit 120 and is coupled to terminal 118 of impedance matching circuit 110 .
  • a second electrode of capacitor 126 forms a second terminal of capacitance element 127 and is connected for receiving the reference voltage at voltage supply conductor 130 .
  • a second electrode of resistor 128 forms a control terminal 129 of capacitance element 127 .
  • capacitance element 127 is also referred to as a variable capacitance element or an adjustable capacitance element.
  • the capacitance of capacitor 126 varies over a range from approximately 1 pF to approximately 10 pF, and the resistance of resistor 128 is between approximately 5 k ⁇ and approximately 20 k ⁇ .
  • Impedance matching circuit 110 also includes a phase and magnitude detection element 150 , which has a first terminal connected to the output of interface circuit 120 and a second terminal connected to terminal 118 of impedance matching circuit 110 .
  • Phase and magnitude detection element 150 also has a phase output 159 and a magnitude output 179 .
  • phase and magnitude detection element 150 is functionally identical to VSWR detection element 50 of impedance matching circuit 10 shown in FIG. 1 .
  • Impedance matching circuit 110 further includes a control logic circuit 180 .
  • a first input of control logic circuit 180 is connected to phase output 159 of phase and magnitude detection element 150 .
  • a second input of control logic circuit 180 is connected to magnitude output 179 of phase and magnitude detection element 150 .
  • Control logic circuit 180 also has two outputs which are connected to corresponding control terminals 129 and 139 of interface circuit 120 .
  • a signal is transmitted from power amplifier 112 to load 119 via impedance matching circuit 110 . If there is an impedance mismatch between load 119 and power amplifier 112 , a signal is reflected back to impedance matching circuit 110 .
  • Phase and magnitude detection element 150 compares the phase and magnitude of the reflected signal with those of the transmitted signal and generates two control signals.
  • the first control signal is a phase signal at phase output 159
  • the second control signal is a magnitude signal at magnitude output 179 .
  • Control logic circuit 180 receives the two control signals from phase and magnitude detection element 150 . Based on these control signals, control logic circuit 180 generates voltage signals for adjusting capacitors 126 and 134 in interface circuit 120 .
  • a memory unit (not shown), e.g., an SRAM unit, in control logic circuit 180 stores a look-up table of the desired voltage values for the voltage signals corresponding to various values of the phase and magnitude signals.
  • an algorithm is used to calculate the desired voltage values for the voltage signals corresponding to various values of the phase and magnitude signals.
  • Interface circuit 120 receives the voltage signals of control logic circuit 180 via control terminals 129 and 139 .
  • the voltage signal at control terminal 129 provides a voltage bias to capacitor 126 via resistor 128 and adjusts the capacitance value of capacitance element 127 .
  • the voltage signal at control terminal 139 provides a voltage bias to capacitor 134 via resistors 136 and 138 and adjusts the capacitance of capacitor 134 and the inductance value of inductance element 135 .
  • Capacitance element 127 and inductance element 135 cooperate to match the input impedance at terminal 111 to the output impedance of power amplifier 112 , thereby optimizing the performance of power amplifier 112 .
  • impedance matching circuit 110 Compared with impedance matching circuit 10 shown in FIG. 1, impedance matching circuit 110 has fewer elements, and is simpler and more cost efficient.
  • impedance matching circuit 10 shown in FIG. 1 matches the input impedance of a load to a predetermined impedance value, e.g., 50 ⁇ , which is a standardized impedance in RF circuits. Therefore, impedance matching circuit 10 can work with any circuit element having a predetermined impedance.
  • the impedance matching circuit samples a signal transmitted from the first circuit element to the second circuit element and a second signal that may be reflected back from the second circuit element when there is an impedance mismatch between the two circuit elements.
  • the amplitude and the phase of the second sampled signal are compared with those of the first sampled signal to calculate the impedance mismatch.
  • a control logic circuit adjusts the capacitance and inductance values of variable capacitance and inductance elements in the impedance matching circuit, thereby matching the input impedance of the second circuit element to the output impedance of the first circuit element and maintaining an optimum operating condition for the first circuit element.
  • the impedance matching circuit of the present invention is small, simple, and inexpensive.
  • the circuit and the method of the present invention are power efficient and suitable for use in low power applications.

Abstract

An impedance matching circuit (10) matches the impedance of a load (19) coupled to an RF amplifier (12) to that of the RF amplifier (12). The impedance matching circuit (10) samples a transmitted signal from the RF amplifier (12) and a reflected signal from the load (19). The amplitude and the phase of the sampled reflected signal are compared with those of the sampled transmitted signal to calculate the impedance mismatch. A control logic circuit (80) adjusts the capacitance and inductance values of variable capacitance (23; 27) and inductance (35) elements in the impedance matching circuit (10), thereby matching the impedance of the load (19) to that of the RF amplifier (12).

Description

BACKGROUND OF THE INVENTION
The present invention relates, in general, to semiconductor circuits and, more particularly, to Radio Frequency (RF) circuits.
The performance of an RF power amplifier depends on the impedance of a load coupled to the output of the RF power amplifier. An RF power amplifier is generally designed to perform optimally when the load impedance has a predetermined value such as, for example, 50 ohms (Ω). When the load impedance differs from the predetermined value, the performance, such as output power, efficiency, linearity, etc., of the power amplifier is degraded.
In communication applications, an RF power amplifier is typically used to amplify an RF signal before the RF signal is transmitted through an antenna. The impedance of the antenna depends on the environment in which the antenna operates. In order to maintain an optimum performance of the power amplifier in various environments, an isolator is coupled between the power amplifier and the antenna. The isolator, which is also referred to as a circulator, has a first terminal coupled to the output of the power amplifier, a second terminal coupled to the antenna, and a third terminal coupled to ground via a device having a fixed impedance, e.g., 50 Ω. The output signal of the power amplifier is transmitted to the antenna through the first and second terminals of the isolator. The signal reflected back from the antenna due to an impedance mismatch is transmitted to ground via the third terminal of the isolator and the fixed impedance device. Thus, the impedance mismatch of the antenna does not affect the performance of the power amplifier. However, an isolator is big, expensive, and power inefficient. It is not suitable for use in low cost, low power, portable communication systems.
Accordingly, it would be advantageous to have a circuit and a method for maintaining the optimum performance of a power amplifier under various operating conditions. It is desirable for the circuit to be simple and inexpensive. It is also desirable for the circuit to be small. It would be of further advantage for the method to be power efficient and suitable for use in low power applications.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram of an impedance matching circuit in accordance with a first embodiment of the present invention; and
FIG. 2 is a schematic diagram of an impedance matching circuit in accordance with a second embodiment of the present invention.
DETAILED DESCRIPTION OF THE DRAWINGS
Generally, the present invention provides a circuit and a method for impedance matching between two circuit elements such as, for example, a power amplifier and an antenna. In accordance with the present invention, an impedance matching circuit is coupled between the two circuit elements. The impedance matching circuit samples a signal transmitted from the first circuit element to the second circuit element and a signal that may be reflected back from the second circuit element when there is an impedance mismatch between the two circuit elements. The amplitudes and the phases of the two sampled signals are compared with each other to calculate the impedance mismatch. A control logic circuit adjusts the capacitance and inductance values of variable capacitance and inductance elements in the impedance matching circuit, thereby matching the impedance of the second circuit element to that of the first circuit element and maintaining an optimum operating condition for the first circuit element.
FIG. 1 is a schematic diagram of an impedance matching circuit 10 in accordance with a first embodiment of the present invention. Impedance matching circuit 10, which is also referred to as an impedance matching network, has an input terminal 11 coupled to a driver 12, e.g., a power amplifier, and an output terminal 18 coupled to a load 19, e.g., an antenna. By way of example, driver 12 is designed to perform optimally when its load is a resistive load having an input impedance of approximately 50 ohms (Ω). In operation, impedance matching circuit 10 maintains an input impedance of approximately 50 Ω at terminal 11, thereby maintaining an optimal operating condition for driver 12. Impedance matching circuit 10 can be implemented as an integrated circuit, a discrete circuit, or a hybrid circuit.
Impedance matching circuit 10 includes an interface circuit 20 comprised of capacitance elements 23 and 27, an inductance element 35, and capacitors 42, 44, 46, and 48. Capacitor 42 provides direct current (DC) signal isolation between terminal 11 and capacitance element 23. Capacitor 44 provides DC signal isolation between capacitance element 23 and inductance element 35. Capacitor 46 provides DC signal isolation between inductance element 35 and capacitance element 27. Capacitor 48 provides DC signal isolation between capacitance element 27 and terminal 18. Thus, capacitors 42, 44, 46, and 48 are also referred to as DC signal blocking capacitors. If impedance matching circuit 10 is implemented as a hybrid circuit, the capacitance values of capacitors 42, 44, 46, and 48 are preferably such that they are self-resonant over the frequency range in which impedance matching circuit 10 operates. By way of example, the capacitance values of capacitors 42, 44, 46, and 48 are between approximately 10 pico-Farads (pF) and approximately 50 pF. It should be noted that it is not necessary for capacitors 42, 44, 46, and 48 to have the same capacitance.
Capacitance element 23 includes a voltage controlled variable capacitor 22 and a resistor 24. A first electrode of capacitor 22 and a first electrode of resistor 24 are connected together to form a first terminal of capacitance element 23, which is connected to one electrode of capacitor 42. The other electrode of capacitor 42 forms an input of interface circuit 20 and is connected to terminal 11 of impedance matching circuit 10. A second electrode of capacitor 22 forms a second terminal of capacitance element 23 and is connected for receiving a reference voltage at a voltage supply conductor 30. By way of example, conductor 30 is at ground voltage level. A second electrode of resistor 24 forms a control terminal 25 of capacitance element 23. The capacitance of capacitor 22 can be adjusted by a voltage signal applied to control terminal 25. Therefore, capacitance element 23 is also referred to as a variable capacitance element or an adjustable capacitance element. Capacitor 22 is referred to as a shunt capacitor. By way of example, the capacitance of capacitor 22 varies over a range from approximately 1 pF to approximately 10 pF, and the resistance of resistor 24 is between approximately 5 kilo-ohms (kΩ) and approximately 20 kΩ.
Capacitance element 27 includes a voltage controlled variable capacitor 26 and a resistor 28. A first electrode of capacitor 26 and a first electrode of resistor 28 are connected together to form a first terminal of capacitance element 27, which is connected to one electrode of capacitor 48. The other electrode of capacitor 48 forms an output of interface circuit 20 and is coupled to terminal 18 of impedance matching circuit 10. A second electrode of capacitor 26 forms a second terminal of capacitance element 27 and is connected for receiving the reference voltage at voltage supply conductor 30. A second electrode of resistor 28 forms a control terminal 29 of capacitance element 27. The capacitance of capacitor 26 can be adjusted by a voltage signal applied to control terminal 29. Therefore, capacitance element 27 is also referred to as a variable capacitance element or an adjustable capacitance element. Capacitor 26 is referred to as a shunt capacitor. By way of example, the capacitance of capacitor 26 varies over a range from approximately 1 pF to approximately 10 pF, and the resistance of resistor 28 is between approximately 5 kΩ and approximately 20 kΩ.
Inductance element 35 includes an inductor 32, a voltage controlled variable capacitor 34, and resistors 36 and 38. A first electrode of inductor 32 forms a first terminal of inductance element 35 and is coupled to the first terminal of capacitance element 23 via capacitor 44. A second electrode of inductor 32 is connected to a first electrode of capacitor 34 and to a first electrode of resistor 36. A second electrode of capacitor 34 and a first electrode of resistor 38 are connected together to form a second terminal of inductance element 35, which is coupled to the first terminal of capacitance element 27 via capacitor 46. A second electrode of resistor 36 is connected for receiving the reference voltage at voltage supply conductor 30. A second electrode of resistor 38 forms a control terminal 39 of inductance element 35. Preferably, the impedance of inductor 32 and the impedance of capacitor 34 over the frequency range in which impedance matching circuit 10 operates are such that inductance element 35 is effectively an inductive element. The inductance of inductance element 35 is determined by the inductance of inductor 32 and the capacitance of capacitor 34. Because the capacitance of capacitor 34 can be adjusted by a voltage signal applied to control terminal 39, the inductance of inductance element 35 is also adjustable. Therefore, inductance element 35 is referred to as a variable inductance element or an adjustable inductance element. Inductor 32 and capacitor 34 are referred to as a series inductor and a series capacitor, respectively. By way of example, the inductance of the inductor 32 is between approximately 5 nano-henries (nH) and approximately 40 nH, the capacitance of capacitor 34 varies over a range from approximately 1 pF to approximately 10 pF, and the resistance values of resistors 36 and 38 are between approximately 5 kΩ and approximately 20 kΩ.
The capacitance values of capacitance elements 23 and 27, and the inductance value of inductance element 35 are adjustable via voltage signals at control terminals 25, 29, and 39, respectively. Interface circuit 20 maintains a predetermined impedance, e.g., approximately 50 Ω, at terminal 11. Driver 12 is designed to perform optimally at the predetermined impedance value. When the input impedance of load 19 differs from the predetermined impedance, there is an impedance mismatch between load 19 and driver 12. Impedance mismatch is typically calculated using a Smith Chart, which is well known to those skilled in the art. It should be understood that driver 12 can also be designed to perform optimally at other impedance values. Therefore, impedance matching circuit 10 is not limited to matching the input impedance of load 19 to 50 Ω. For example, impedance matching circuit 10 can be designed to match the input impedance of load 19 to other predetermined impedance values such as, for example, 25 Ω, 75 Ω, 100 Ω, etc.
In one embodiment, the signal transmitted from driver 12 to load 19 is a Radio Frequency (RF) signal having a frequency of approximately 900 mega-Hertz and inductor 32 has an inductance of approximately 18 nH. Interface circuit 20 is capable of maintaining an input impedance of approximately 50 Ω at terminal 11 when the mismatch between the input impedance of load 19 and the predetermined impedance value is within a predetermined range. For example, interface circuit 20 is capable of maintaining the predetermined impedance at terminal 11 when the magnitude of the impedance mismatch between the input impedance of load 19 and the predetermined impedance is no greater than approximately three times the magnitude of the predetermined impedance, i.e., the mismatch is no greater than approximately 3:1. This is true regardless of whether load 19 is a resistive load, a capacitive load, or an inductive load.
In another embodiment, the signal transmitted from driver 12 to load 19 is an RF signal having a frequency of approximately 1.9 giga-Hertz and inductor 32 has an inductance of approximately 8.2 nH. Interface circuit 20 is able to maintain an input impedance of approximately 50 Ω at terminal 11 when the mismatch between the input impedance of load 19 and the predetermined impedance value is within a range no greater than approximately 3:1. This is also true regardless of whether load 19 is a resistive load, a capacitive load, or an inductive load.
However, the environment in which load 19 operates may cause the input impedance of load 19 to vary only over a limited range. For example, load 19 may be either a resistive load or a capacitive load, but not an inductive load. Thus, it is not always necessary for interface circuit 20 to be able to maintain the predetermined impedance value at terminal 11 regardless of whether load 19 is a resistive load, a capacitive load, or an inductive load. In other words, it is not always necessary for interface circuit 20 to have the full range impedance matching capability as described hereinbefore. A limited impedance matching capability is sometimes sufficient to maintain an optimum operating condition for driver 12. In this case, one of the two shunt capacitors 22 and 26 can be replaced by a fixed capacitor. Therefore, either capacitance element 23 or capacitance element 27 can be a capacitance element with a fixed capacitance value.
Impedance matching circuit 10 also includes a Voltage Standing Wave Ratio (VSWR) detection element 50 comprised of a bidirectional coupler 55, a phase comparator 57, and a magnitude comparator 60. A terminal 51 of coupler 55 serves as a first terminal of VSWR detection element 50 and is connected to the output of interface circuit 20. A terminal 52 of coupler 55 serves as a second terminal of VSWR detection element 50 and is connected to terminal 18 of impedance matching circuit 10. Coupler 55 also has sampling ports 53 and 54. In operation, a sampled signal is generated at sampling port 53 in accordance with a signal transmitted from driver 12 to load 19 via coupler 55. Likewise, a sampled signal is generated at sampling port 54 in accordance with a signal reflected back from load 19. Bidirectional couplers are well known to those skilled in the art.
Phase comparator 57 includes a mixer 56 and a low pass filter 58. A first signal port such as, for example, an RF port of mixer 56 serves as a first input of phase comparator 57 and is connected to sampling port 53 of coupler 55. A second signal port such as, for example, a Local Oscillator (LO) port of mixer 56 serves as a second input of phase comparator 57 and is connected to sampling port 54 of coupler 55. An output port such as, for example, an Intermediate Frequency (IF) port of mixer 50 is connected to an input of low pass filter 58. An output of low pass filter 58 serves as an output of phase comparator 57 and is connected to a VSWR phase output 59 of VSWR detection element 50.
Magnitude comparator 60 includes peak detectors 61 and 62, and a differential amplifier 74. Peak detector 61 rectifies a sampled signal from sampling port 53 and generates a low frequency signal which is substantially proportional to the amplitude of the signal at sampling port 53. Likewise, peak detector 62 rectifies a sampled signal from sampling port 54 and generates a low frequency signal which is substantially proportional to the amplitude of the signal at sampling port 54. Peak detectors 61 and 62 are also referred to as rectifiers. Differential amplifier 74 compares the two low frequency signals transmitted from rectifiers 61 and 62 and generates an output signal that is substantially proportional to a ratio of the amplitude of the sampled signal at sampling port 53 to that of the sampled signal at sampling port 54.
Rectifier 61 is comprised of a diode 63, a resistor 65, and a capacitor 67. An anode of diode 63 serves as a first input of magnitude comparator 60 and is connected to sampling port 53 of coupler 55. A cathode of diode 63, a first electrode of resistor 65, and a first electrode of capacitor 67 are connected together to form an output of rectifier 61, which is connected to a first input of differential amplifier 74. A second electrode of resistor 65 and a second electrode of capacitor 67 are connected for receiving the reference voltage at voltage supply conductor 30. Resistor 65 and capacitor 67 form a low pass filter 71 in rectifier 61. Likewise, rectifier 62 is comprised of a diode 64, a resistor 66, and a capacitor 68. An anode of diode 64 serves as a second input of magnitude comparator 60 and is connected to sampling port 54 of coupler 55. A cathode of diode 64, a first electrode of resistor 66, and a first electrode of capacitor 68 are connected together to form an output of rectifier 62, which is connected to a second input of differential amplifier 74. A second electrode of resistor 66 and a second electrode of capacitor 68 are connected for receiving the reference voltage at voltage supply conductor 30. Resistor 66 and capacitor 68 form a low pass filter 72 in rectifier 62. An output of differential amplifier 74 is connected to a VSWR magnitude output 79 of VSWR detection element 50.
It should be understood that the structure of VSWR detection element 50 is not limited to that shown in FIG. 1. Any circuit that is capable of comparing the phases and magnitudes of two signals of substantially the same frequency can replace VSWR detection element 50 in impedance matching circuit 10.
Impedance matching circuit 10 further includes a control logic circuit 80. A first input of control logic circuit 80 is connected to VSWR phase output 59 of VSWR detection element 50. A second input of control logic circuit 80 is connected to VSWR magnitude output 79 of VSWR detection element 50. Control logic circuit 80 also has three outputs which are connected to corresponding control terminals 25, 29, and 39 of interface circuit 20.
In operation, a signal is transmitted from driver 12 to load 19 via impedance matching circuit 10. In response to the transmitted signal, a signal will be reflected back to impedance matching circuit 10 if the input impedance of load 19 has a mismatch from the predetermined impedance value, e.g., approximately 50 Ω. The reflected signal is transmitted to terminal 52 of coupler 55. Coupler 55 samples the transmitted signal at terminal 51 and the reflected signal at terminal 52, thereby generating a sampled transmitted signal and a sampled reflected signal at sampling ports 53 and 54, respectively. Preferably, the amplitudes of the sampled transmitted signal at sampling port 53 and the sampled reflected signal at sampling port 54 are proportional to the amplitudes of the transmitted signal at terminal 51 and the reflected signal at terminal 52, respectively, and the two coefficients of proportionality are substantially equal to each other.
Mixer 56 in phase comparator 57 mixes the sampled transmitted signal and the sampled reflected signal to generate a multiplied signal at its output port. Because the transmitted signal and the reflected signal have the same frequency as each other, a low frequency component of the multiplied signal is substantially proportional to the phase difference between the two signals. This low frequency component of the multiplied signal is also referred to as a phase signal of VSWR detection element 50. The phase signal is transmitted through low pass filter 58 to VSWR phase output 59.
Rectifiers 61 and 62 rectify the sampled transmitted signal from sampling port 53 and the sampled reflected signal from sampling port 54, respectively, of coupler 55. Differential amplifier 74 compares the two rectified signals and generates an output signal that is substantially proportional to a ratio of the amplitude of the sampled transmitted signal to the amplitude of the sampled reflected signal. The output signal of differential amplifier 74 is also referred to as a magnitude signal of VSWR detection element 50. The magnitude signal is transmitted to VSWR magnitude output 79.
Control logic circuit 80 receives two control signals from VSWR detection element 50. The first control signal is the phase signal at VSWR phase output 59, and the second control signal is the magnitude signal at VSWR magnitude output 79. Based on these control signals, control logic circuit 80 generates voltage signals for adjusting capacitors 22, 26, and 34 in interface circuit 20. In one example, a memory unit (not shown), e.g., a Static Random Access Memory (SRAM) unit, in control logic circuit 80 stores a look-up table of the desired voltage values for the voltage signals corresponding to various values of the phase and magnitude signals. In another example, an algorithm is used to calculate the desired voltage values for the voltage signals corresponding to various values of the phase and magnitude signals.
Interface circuit 20 receives the voltage signals of control logic circuit 80 via control terminals 25, 29, and 39 and uses the voltage signals to adjust the capacitance values of corresponding capacitors 22, 26, and 34. The voltage signal at control terminal 25 provides a voltage bias to capacitor 22 via resistor 24 and adjusts the capacitance value of capacitance element 23. The voltage signal at control terminal 29 provides a voltage bias to capacitor 26 via resistor 28 and adjusts the capacitance value of capacitance element 27. The voltage signal at control terminal 39 provides a voltage bias to capacitor 34 via resistors 36 and 38 and adjusts the capacitance value of capacitor 34 and the inductance value of inductance element 35. Capacitance elements 23 and 27, and inductance element 35 cooperate to maintain an input impedance of approximately 50 Ω at terminal 11, thereby optimizing the performance of driver 12.
FIG. 2 is a schematic diagram of an impedance matching circuit 110 in accordance with a second embodiment of the present invention. Impedance matching circuit 110, which is also referred to as an impedance matching network, has a terminal 111 coupled to a first circuit element, e.g., a power amplifier 112, and a terminal 118 coupled to a second circuit element, e.g., a load 119 of power amplifier 112. Impedance matching circuit 110 can be implemented as an integrated circuit, a discrete circuit, or a hybrid circuit.
Power amplifier 112 typically includes several amplification stages. An amplification stage 113 is shown in FIG. 2 as the last amplification stage in power amplifier 112. An inductor 114 and a capacitor 116 form an impedance matching element 115 in power amplifier 112. Inductor 114 has one electrode connected to an output of amplification stage 113. The other electrode of inductor 114 is connected to an electrode of capacitor 116 to form a node 117, which is connected to terminal 111. The other electrode of capacitor 116 is connected to a voltage supply conductor 130. By way of example, voltage supply conductor 130 is at ground voltage level.
Impedance matching circuit 110 includes an interface circuit 120 that matches the input impedance at terminal 111 to the output impedance of power amplifier 112 at the node 117. Interface circuit 120 is comprised of a capacitance element 127, an inductance element 135, and capacitors 144, 146, and 148. Capacitor 144 provides DC signal isolation between terminal 111 and inductance element 135. Capacitor 146 provides DC signal isolation between inductance element 135 and capacitance element 127. Capacitor 148 provides DC signal isolation between capacitance element 127 and terminal 118. Thus, capacitors 144, 146, and 148 are also referred to as DC signal blocking capacitors. By way of example, the capacitance values of capacitors 144, 146, and 148 are between approximately 10 pF and approximately 50 pF. If impedance matching circuit 110 is implemented as a hybrid circuit, the capacitance values of capacitors 144, 146, and 148 are preferably such that they are self-resonant over the frequency range in which impedance matching circuit 110 operates. It should be noted that it is not necessary for capacitors 144, 146, and 148 to have the same capacitance.
Inductance element 135 includes an inductor 132, a voltage controlled variable capacitor 134, and resistors 136 and 138. A first electrode of inductor 132 forms a first terminal of inductance element 135 and is coupled to terminal 111 via capacitor 144. A second electrode of inductor 132 is connected to a first electrode of capacitor 134 and to a first electrode of resistor 136. A second electrode of capacitor 134 and a first electrode of resistor 138 are connected together to form a second terminal of inductance element 135. A second electrode of resistor 136 is connected for receiving a reference voltage at voltage supply conductor 130. A second electrode of resistor 138 forms a control terminal 139 of inductance element 135. Preferably, the impedance of inductor 132 and the impedance of capacitor 134 over the frequency range in which impedance matching circuit 110 operates are such that inductance element 135 is effectively an inductive element whose inductance is determined by the inductance of inductor 132 and the capacitance of capacitor 134. Because the capacitance of capacitor 134 can be adjusted by a voltage signal applied to control terminal 139, the inductance of inductance element 135 is also adjustable. Therefore, inductance element 135 is referred to as a variable inductance element or an adjustable inductance element. By way of example, the inductance of inductor 132 is between approximately 5 nH and approximately 40 nH, the capacitance of capacitor 134 varies over a range from approximately 1 pF to approximately 10 pF, and the resistance values of resistors 136 and 138 are between approximately 5 kΩ and approximately 20 kΩ.
Capacitance element 127 includes a voltage controlled variable capacitor 126 and a resistor 128. A first electrode of capacitor 126 and a first electrode of resistor 128 are connected together to form a first terminal of capacitance element 127, which is coupled to the second terminal of inductance element 135 via capacitor 146 and connected to one electrode of capacitor 148. The other electrode of capacitor 148 forms an output of interface circuit 120 and is coupled to terminal 118 of impedance matching circuit 110. A second electrode of capacitor 126 forms a second terminal of capacitance element 127 and is connected for receiving the reference voltage at voltage supply conductor 130. A second electrode of resistor 128 forms a control terminal 129 of capacitance element 127. The capacitance of capacitor 126 can be adjusted by a voltage signal applied to control terminal 129. Therefore, capacitance element 127 is also referred to as a variable capacitance element or an adjustable capacitance element. By way of example, the capacitance of capacitor 126 varies over a range from approximately 1 pF to approximately 10 pF, and the resistance of resistor 128 is between approximately 5 kΩ and approximately 20 kΩ.
Impedance matching circuit 110 also includes a phase and magnitude detection element 150, which has a first terminal connected to the output of interface circuit 120 and a second terminal connected to terminal 118 of impedance matching circuit 110. Phase and magnitude detection element 150 also has a phase output 159 and a magnitude output 179. In a preferred embodiment, phase and magnitude detection element 150 is functionally identical to VSWR detection element 50 of impedance matching circuit 10 shown in FIG. 1.
Impedance matching circuit 110 further includes a control logic circuit 180. A first input of control logic circuit 180 is connected to phase output 159 of phase and magnitude detection element 150. A second input of control logic circuit 180 is connected to magnitude output 179 of phase and magnitude detection element 150. Control logic circuit 180 also has two outputs which are connected to corresponding control terminals 129 and 139 of interface circuit 120.
In operation, a signal is transmitted from power amplifier 112 to load 119 via impedance matching circuit 110. If there is an impedance mismatch between load 119 and power amplifier 112, a signal is reflected back to impedance matching circuit 110. Phase and magnitude detection element 150 compares the phase and magnitude of the reflected signal with those of the transmitted signal and generates two control signals. The first control signal is a phase signal at phase output 159, and the second control signal is a magnitude signal at magnitude output 179.
Control logic circuit 180 receives the two control signals from phase and magnitude detection element 150. Based on these control signals, control logic circuit 180 generates voltage signals for adjusting capacitors 126 and 134 in interface circuit 120. In one example, a memory unit (not shown), e.g., an SRAM unit, in control logic circuit 180 stores a look-up table of the desired voltage values for the voltage signals corresponding to various values of the phase and magnitude signals. In another example, an algorithm is used to calculate the desired voltage values for the voltage signals corresponding to various values of the phase and magnitude signals.
Interface circuit 120 receives the voltage signals of control logic circuit 180 via control terminals 129 and 139. The voltage signal at control terminal 129 provides a voltage bias to capacitor 126 via resistor 128 and adjusts the capacitance value of capacitance element 127. The voltage signal at control terminal 139 provides a voltage bias to capacitor 134 via resistors 136 and 138 and adjusts the capacitance of capacitor 134 and the inductance value of inductance element 135. Capacitance element 127 and inductance element 135 cooperate to match the input impedance at terminal 111 to the output impedance of power amplifier 112, thereby optimizing the performance of power amplifier 112.
Compared with impedance matching circuit 10 shown in FIG. 1, impedance matching circuit 110 has fewer elements, and is simpler and more cost efficient. On the other hand, impedance matching circuit 10 shown in FIG. 1 matches the input impedance of a load to a predetermined impedance value, e.g., 50 Ω, which is a standardized impedance in RF circuits. Therefore, impedance matching circuit 10 can work with any circuit element having a predetermined impedance.
By now it should be appreciated that a circuit and a method for impedance matching between two circuit elements have been provided. The impedance matching circuit samples a signal transmitted from the first circuit element to the second circuit element and a second signal that may be reflected back from the second circuit element when there is an impedance mismatch between the two circuit elements. The amplitude and the phase of the second sampled signal are compared with those of the first sampled signal to calculate the impedance mismatch. A control logic circuit adjusts the capacitance and inductance values of variable capacitance and inductance elements in the impedance matching circuit, thereby matching the input impedance of the second circuit element to the output impedance of the first circuit element and maintaining an optimum operating condition for the first circuit element. Compared with prior art isolators, the impedance matching circuit of the present invention is small, simple, and inexpensive. In addition, the circuit and the method of the present invention are power efficient and suitable for use in low power applications.

Claims (15)

What is claimed is:
1. An impedance matching circuit, comprising:
an interface circuit having an input, an output, and a plurality of control terminals, the interface circuit including a first capacitance element having a first terminal coupled to the input and the output of the interface circuit, and a second terminal coupled for receiving a reference voltage, wherein the first capacitance element comprises a first voltage controlled variable capacitor having a first electrode coupled to the first terminal of the first capacitance element and a second electrode coupled to the second terminal of the first capacitance element, and a first resistor having a first electrode coupled to a first control terminal of the plurality of control terminals of the interface circuit and a second electrode coupled to the first electrode of the first voltage controlled variable capacitor;
a phase and magnitude detection element having a first terminal coupled to the output of the interface circuit, a second terminal, a phase output, and a magnitude output; and
a control logic circuit having a first input coupled to the phase output of the phase and magnitude detection element, a second input coupled to the magnitude output of the phase and magnitude detection element, and a plurality of outputs coupled to the plurality of control terminals of the interface circuit.
2. The impedance matching circuit of claim 1, wherein the first terminal of the first capacitance element is coupled to the input of the interface circuit via a variable inductance element having a first terminal coupled to the input of the interface circuit, a second terminal coupled to the first terminal of the first capacitance element, and a control terminal coupled to a second control terminal of the plurality of control terminals of the interface circuit.
3. The impedance matching circuit of claim 2, wherein the variable inductance element includes:
an inductor having a first electrode coupled to the first terminal of the variable inductance element, and a second electrode;
a second voltage controlled variable capacitor having a first electrode coupled to the second electrode of the inductor and a second electrode coupled to the second terminal of the variable inductance element;
a second resistor having a first electrode coupled to the first electrode of the second voltage controlled variable capacitor and a second electrode coupled for receiving the reference voltage; and
a third resistor having a first electrode coupled to the control terminal of variable inductance element and a second electrode coupled to the second electrode of the second voltage controlled variable capacitor.
4. The impedance matching circuit of claim 2, wherein:
the first terminal of the variable inductance element is coupled to the input of the interface circuit via a first blocking capacitor having a first electrode coupled to the input of the interface circuit and a second electrode coupled to the first terminal of the variable inductance element; and
the second terminal of the variable inductance element is coupled to the first terminal of the first capacitance element via a second blocking capacitor having a first electrode coupled to the second terminal of the variable inductance element and a second electrode coupled to the first terminal of the first capacitance element.
5. The impedance matching circuit of claim 4, wherein the interface circuit further comprises a second capacitance element having a first terminal coupled to the first electrode of the first blocking capacitor and a second terminal coupled for receiving the reference voltage, the second capacitance element including:
a second voltage controlled variable capacitor having a first electrode coupled to the first terminal of the second capacitance element and a second electrode coupled to the second terminal of the second capacitance element; and
a second resistor having a first electrode coupled to a third control terminal of the plurality of control terminals of the interface circuit and a second electrode coupled to the first electrode of the second voltage controlled variable capacitor.
6. The impedance matching circuit of claim 5, wherein the first electrode of the first blocking capacitor is coupled to the input of the interface circuit via a third blocking capacitor having a first electrode coupled to input of the interface circuit and a second electrode coupled to the first electrode of the first blocking capacitor.
7. The impedance matching circuit of claim 2, wherein: the first terminal of the first capacitance element is coupled to the output of the interface circuit via a blocking capacitor having a first electrode coupled to the first terminal of the first capacitance element and a second electrode coupled to the output of the interface circuit.
8. The impedance matching circuit of claim 1, wherein the phase and magnitude detection element includes:
a bidirectional coupler having a first terminal coupled to the first terminal of the phase and magnitude detection element, a second terminal coupled to the second terminal of the phase and magnitude detection element, a first sampling port, and a second sampling port;
a phase comparator having a first input coupled to the first sampling port of the bidirectional coupler, a second input coupled to the second sampling port of the bidirectional coupler, and an output coupled to the phase output of the phase and magnitude detection element; and
a magnitude comparator having a first input coupled to the first sampling port of the bidirectional coupler, a second input coupled to the second sampling port of the bidirectional coupler, and an output coupled to the magnitude output of the phase and magnitude detection element.
9. The impedance matching circuit of claim 8, wherein the phase comparator includes:
a mixer having a first signal port coupled to the first input of the phase comparator, a second signal port coupled to the second input of the phase comparator, and an output port; and
a low pass filter having an input coupled to the output port of the mixer and an output coupled to the output of the phase comparator.
10. The impedance matching circuit of claim 8, wherein the magnitude comparator includes:
a first peak detector having an input coupled to the first input of the magnitude comparator, and an output;
a second peak detector having an input coupled to the second input of the magnitude comparator, and an output; and
a differential amplifier having a first input coupled to the output of the first peak detector, a second input coupled to the output of the second peak detector, and an output coupled to the output of the magnitude comparator.
11. An impedance matching circuit, comprising:
a first adjustable capacitance element having a first terminal coupled for receiving a radio frequency signal, a second terminal coupled for receiving a reference voltage, and a control terminal. the first adjustable capacitance element including a first variable capacitor having a first electrode coupled to the first terminal of the first adjustable capacitance element and a second electrode coupled to the second terminal of the first adjustable capacitance element, and a first resistor having a first electrode coupled to the control terminal of the first adjustable capacitance element and a second electrode coupled to the first electrode of the first variable capacitor;
a second adjustable capacitance element having a first terminal, a second terminal coupled for receiving the reference voltage, and a control terminal;
an adjustable inductance element having a first terminal coupled to the first terminal of the first adjustable capacitance element, a second terminal coupled to the first terminal of the second adjustable capacitance element, and a control terminal;
a Voltage Standing Wave Ratio (VSWR) detection element having a first terminal coupled to the first terminal of the second adjustable capacitance element, a second terminal coupled for transmitting the radio frequency signal and receiving a reflected signal in response to the radio frequency signal, a VSWR phase output, and a VSWR magnitude output; and
a control logic circuit having a first input coupled to the VSWR phase output of the VSWR detection element, a second input coupled to the VSWR magnitude output of the VSWR detection element, a first output coupled to the control terminal of the first adjustable capacitance element, a second output coupled to the control terminal of the second adjustable capacitance element, and a third output coupled to the control terminal of the adjustable inductance element.
12. The impedance matching circuit of claim 11, wherein:
the second adjustable capacitance element includes:
a second variable capacitor having a first electrode coupled to the first terminal of the second adjustable capacitance element and a second electrode coupled to the second terminal of the second adjustable capacitance element; and
a second resistor having a first electrode coupled to the control terminal of the second adjustable capacitance element and a second electrode coupled to the first electrode of the second variable capacitor; and
the adjustable inductance element includes:
an inductor having a first electrode coupled to the first terminal of the adjustable inductance element, and a second electrode;
a third variable capacitor having a first electrode coupled to the second electrode of the inductor and a second electrode coupled to the second terminal of the adjustable inductance element;
a third resistor having a first electrode coupled to the control terminal of the adjustable inductance element and a second electrode coupled to the second electrode of the third variable capacitor; and
a fourth resistor having a first electrode coupled to the first electrode of the third variable capacitor and a second electrode coupled for receiving the reference voltage.
13. The impedance matching circuit of claim 11, wherein:
the first terminal of the first adjustable capacitance element is coupled for receiving the radio frequency signal via a first capacitor having a first electrode coupled for receiving the radio frequency signal and a second electrode coupled to the first terminal of the first adjustable capacitance element;
the first terminal of the VSWR detection element is coupled to the first terminal of the second adjustable capacitance element via a second capacitor having a first electrode coupled to the first terminal of the second adjustable capacitance element and a second electrode coupled to the first terminal of the VSWR detection element;
the first terminal of the adjustable inductance element is coupled to the first terminal of the first adjustable capacitance element via a third capacitor having a first electrode coupled to the first terminal of the first adjustable capacitance element and a second electrode coupled to the first terminal of the adjustable inductance element; and
the second terminal of the adjustable inductance element is coupled to the first terminal of the second adjustable capacitance element via a fourth capacitor having a first electrode coupled to the second terminal of the adjustable inductance element and a second electrode coupled to the first terminal of the second adjustable capacitance element.
14. The impedance matching circuit of claim 11, wherein the VSWR detection element includes:
a bidirectional coupler having a first terminal coupled to the first terminal of the VSWR detection element, a second terminal coupled to the second terminal of the VSWR detection element, a first sampling port, and a second sampling port;
a first rectifier having a first terminal coupled to the first sampling port of the bidirectional coupler, and a second terminal;
a second rectifier having a first terminal coupled to the second sampling port of the bidirectional coupler, and a second terminal;
a differential amplifier having a first input coupled to the second terminal of the first rectifier, a second input coupled to the second terminal of the second rectifier, and an output coupled to the VSWR magnitude output of the VSWR detection element;
a mixer having a first signal port coupled to the first sampling port of the bidirectional coupler, a second signal port coupled to the second sampling port of the bidirectional coupler, and an output port; and
a low pass filter having an input coupled to the output port of the mixer and an output coupled to the VSWR phase output of the VSWR detection element.
15. The impedance matching circuit of claim 14, wherein:
the first rectifier includes a first diode having an anode coupled to the first terminal of the first rectifier, and a cathode, and a first filter having an input coupled to the cathode of the first diode and an output coupled to the second terminal of the first rectifier; and
the second rectifier includes a second diode having an anode coupled to the first terminal of the second rectifier, and a cathode, and a second filter having an input coupled to the cathode of the second diode and an output coupled to the second terminal of the second rectifier.
US08/863,153 1997-05-27 1997-05-27 Circuit and method for impedance matching Expired - Lifetime US6414562B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US08/863,153 US6414562B1 (en) 1997-05-27 1997-05-27 Circuit and method for impedance matching
US10/117,621 US20020145483A1 (en) 1997-05-27 2002-04-05 Circuit and method for impedance matching

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/863,153 US6414562B1 (en) 1997-05-27 1997-05-27 Circuit and method for impedance matching

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/117,621 Division US20020145483A1 (en) 1997-05-27 2002-04-05 Circuit and method for impedance matching

Publications (1)

Publication Number Publication Date
US6414562B1 true US6414562B1 (en) 2002-07-02

Family

ID=25340401

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/863,153 Expired - Lifetime US6414562B1 (en) 1997-05-27 1997-05-27 Circuit and method for impedance matching
US10/117,621 Abandoned US20020145483A1 (en) 1997-05-27 2002-04-05 Circuit and method for impedance matching

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/117,621 Abandoned US20020145483A1 (en) 1997-05-27 2002-04-05 Circuit and method for impedance matching

Country Status (1)

Country Link
US (2) US6414562B1 (en)

Cited By (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030092388A1 (en) * 2001-11-14 2003-05-15 Koninklijke Philips Electronics N.V. Impedeance matching circuit for a multi-band radio frequency device
WO2004010595A1 (en) * 2002-07-20 2004-01-29 Philips Intellectual Property & Standards Gmbh Device for dynamic impedance matching between a power amplifier and an antenna
US6741140B2 (en) * 2001-12-12 2004-05-25 Nortel Networks Limited Circuit for receiving an AC coupled broadband signal
US20040251983A1 (en) * 2003-06-10 2004-12-16 International Business Machines Corporation Programmable impedance matching circuit and method
US20050056369A1 (en) * 2003-09-11 2005-03-17 Chien-Hsin Lai Plasma apparatus and method capable of adaptive impedance matching
EP1564896A1 (en) * 2004-02-10 2005-08-17 Sony Ericsson Mobile Communications AB Impedance matching for an antenna
US20060160501A1 (en) * 2000-07-20 2006-07-20 Greg Mendolia Tunable microwave devices with auto-adjusting matching circuit
US20070035356A1 (en) * 2005-08-15 2007-02-15 Nokia Corporation Integrated load impedance sensing for tunable matching networks
US20070197180A1 (en) * 2006-01-14 2007-08-23 Mckinzie William E Iii Adaptive impedance matching module (AIMM) control architectures
US20070232249A1 (en) * 2006-04-04 2007-10-04 Samsung Electronics Co., Ltd. Impedance matching system, network analyzer having the same, and impedance matching method thereof
US20070285326A1 (en) * 2006-01-14 2007-12-13 Mckinzie William E Adaptively tunable antennas incorporating an external probe to monitor radiated power
WO2008007330A2 (en) * 2006-07-12 2008-01-17 Nxp B.V. Load-line adaptation
US20080106349A1 (en) * 2006-11-08 2008-05-08 Mckinzie William E Adaptive impedance matching apparatus, system and method
JP2008516508A (en) * 2004-10-06 2008-05-15 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Impedance detector
US20080136714A1 (en) * 2006-12-12 2008-06-12 Daniel Boire Antenna tuner with zero volts impedance fold back
US20080169880A1 (en) * 2000-07-20 2008-07-17 Cornelis Frederik Du Toit Tunable microwave devices with auto-adjusting matching circuit
US20080211598A1 (en) * 2007-03-01 2008-09-04 Brian Keith Eplett On-chip impedance matching using a variable capacitor
US20080261544A1 (en) * 2007-04-23 2008-10-23 Guillaume Blin Techniques for improved adaptive impedance matching
US20100085130A1 (en) * 2008-10-03 2010-04-08 Toyota Motor Engineering & Manufacturing North America, Inc. Manufacturable tunable matching network for wire and ribbon bond compensation
US20100090760A1 (en) * 2008-10-14 2010-04-15 Paratek Microwave, Inc. Low-distortion voltage variable capacitor assemblies
US20100197365A1 (en) * 2007-06-26 2010-08-05 Skyworks Solutions, Inc. Error vector magnitude control within a linear transmitter
US20100308933A1 (en) * 2009-06-03 2010-12-09 Qualcomm Incorporated Tunable matching circuits for power amplifiers
US20100321086A1 (en) * 2009-06-19 2010-12-23 Qualcomm Incorporated Power and impedance measurement circuits for a wireless communication device
US20110018632A1 (en) * 2009-07-24 2011-01-27 Qualcomm Incorporated Power amplifier with switched output matching for multi-mode operation
US20110037519A1 (en) * 2009-08-14 2011-02-17 Qualcomm Incorporated Amplifier with variable matching circuit to improve linearity
US20110043956A1 (en) * 2009-08-19 2011-02-24 Qualcomm Incorporated Protection circuit for power amplifier
EP2290745A1 (en) * 2009-08-28 2011-03-02 Thomson Licensing Antenna system comprising an electrically small antenna for reception of UHF band channel signals
US20110086601A1 (en) * 2009-10-14 2011-04-14 Research In Motion Limited Dynamic real-time calibration for antenna matching in a radio frequency transmitter system
US20110086598A1 (en) * 2009-10-14 2011-04-14 Research In Motion Limited Dynamic real-time calibration for antenna matching in a radio frequency receiver system
US7991363B2 (en) 2007-11-14 2011-08-02 Paratek Microwave, Inc. Tuning matching circuits for transmitter and receiver bands as a function of transmitter metrics
US8072285B2 (en) 2008-09-24 2011-12-06 Paratek Microwave, Inc. Methods for tuning an adaptive impedance matching network with a look-up table
US8150074B1 (en) * 2008-08-08 2012-04-03 Crestron Electronics Inc. Impedance matching speaker wire system
US8213886B2 (en) 2007-05-07 2012-07-03 Paratek Microwave, Inc. Hybrid techniques for antenna retuning utilizing transmit and receive power information
US20120231752A1 (en) * 2007-03-19 2012-09-13 Razieh Roufoogaran Method and System for a Configurable Front End
US8299867B2 (en) 2006-11-08 2012-10-30 Research In Motion Rf, Inc. Adaptive impedance matching module
US20120293249A1 (en) * 2010-01-26 2012-11-22 Gwangju Institute Of Science And Technology Power amplifier insensitive to load impedance changes
US8325097B2 (en) 2006-01-14 2012-12-04 Research In Motion Rf, Inc. Adaptively tunable antennas and method of operation therefore
US8432234B2 (en) 2010-11-08 2013-04-30 Research In Motion Rf, Inc. Method and apparatus for tuning antennas in a communication device
US8472888B2 (en) 2009-08-25 2013-06-25 Research In Motion Rf, Inc. Method and apparatus for calibrating a communication device
US20130231155A1 (en) * 2010-11-19 2013-09-05 Research In Motion Limited Dynamic real-time calibration for antenna matching in a radio frequency receiver system
US8594584B2 (en) 2011-05-16 2013-11-26 Blackberry Limited Method and apparatus for tuning a communication device
US8626083B2 (en) 2011-05-16 2014-01-07 Blackberry Limited Method and apparatus for tuning a communication device
US8655286B2 (en) 2011-02-25 2014-02-18 Blackberry Limited Method and apparatus for tuning a communication device
US8680934B2 (en) 2006-11-08 2014-03-25 Blackberry Limited System for establishing communication with a mobile device server
US8693963B2 (en) 2000-07-20 2014-04-08 Blackberry Limited Tunable microwave devices with auto-adjusting matching circuit
US8712340B2 (en) 2011-02-18 2014-04-29 Blackberry Limited Method and apparatus for radio antenna frequency tuning
US20140141735A1 (en) * 2011-12-23 2014-05-22 Broadcom Corporation RF Transmitter Having Broadband Impedance Matching for Multi-Band Application Support
USRE44998E1 (en) 2000-07-20 2014-07-08 Blackberry Limited Optimized thin film capacitors
US8803631B2 (en) 2010-03-22 2014-08-12 Blackberry Limited Method and apparatus for adapting a variable impedance network
US20140285266A1 (en) * 2013-03-22 2014-09-25 Kabushiki Kaisha Toshiba Amplification device and transmitter
EP2418772A3 (en) * 2010-08-09 2014-10-01 NTT DoCoMo, Inc. Variable impedance matching circuit
US8860526B2 (en) 2010-04-20 2014-10-14 Blackberry Limited Method and apparatus for managing interference in a communication device
US8892060B2 (en) 2009-01-22 2014-11-18 Mediatek Inc. Method for tuning a digital compensation filter within a transmitter, and associated digital compensation filter
US8948889B2 (en) 2012-06-01 2015-02-03 Blackberry Limited Methods and apparatus for tuning circuit components of a communication device
US9000847B2 (en) 2009-08-19 2015-04-07 Qualcomm Incorporated Digital tunable inter-stage matching circuit
US9026062B2 (en) 2009-10-10 2015-05-05 Blackberry Limited Method and apparatus for managing operations of a communication device
US9077426B2 (en) 2012-10-31 2015-07-07 Blackberry Limited Adaptive antenna matching via a transceiver-based perturbation technique
US9246223B2 (en) 2012-07-17 2016-01-26 Blackberry Limited Antenna tuning for multiband operation
US9331723B2 (en) 2011-11-14 2016-05-03 Blackberry Limited Perturbation-based dynamic measurement of antenna impedance in real-time
US9350405B2 (en) 2012-07-19 2016-05-24 Blackberry Limited Method and apparatus for antenna tuning and power consumption management in a communication device
US9362891B2 (en) 2012-07-26 2016-06-07 Blackberry Limited Methods and apparatus for tuning a communication device
US9374113B2 (en) 2012-12-21 2016-06-21 Blackberry Limited Method and apparatus for adjusting the timing of radio antenna tuning
US9406444B2 (en) 2005-11-14 2016-08-02 Blackberry Limited Thin film capacitors
US9413066B2 (en) 2012-07-19 2016-08-09 Blackberry Limited Method and apparatus for beam forming and antenna tuning in a communication device
US9628135B1 (en) 2016-11-14 2017-04-18 Tekcem Method for automatically adjusting a tunable matching circuit, and automatic tuning system using this method
WO2017141086A1 (en) 2016-02-16 2017-08-24 Tekcem Method for automatically adjusting a tunable matching circuit, and automatic tuning system using this method
US9769826B2 (en) 2011-08-05 2017-09-19 Blackberry Limited Method and apparatus for band tuning in a communication device
US20170302316A1 (en) * 2016-04-14 2017-10-19 Taiwan Semiconductor Manufacturing Co., Ltd. Ultra-Low-Power RF Receiver Frontend With Tunable Matching Networks
US9853363B2 (en) 2012-07-06 2017-12-26 Blackberry Limited Methods and apparatus to control mutual coupling between antennas
WO2017221089A1 (en) 2016-06-22 2017-12-28 Tekcem Method of automatic adjustment of a tunable impedance matching circuit, and automatic tuning system using this method
WO2018002745A1 (en) 2016-06-30 2018-01-04 Tekcem Method of automatic adjustment of a tunable impedance matching circuit, and automatic tuning system using this method
US9960491B1 (en) 2017-04-12 2018-05-01 Tekcem Method for automatic adjustment of a tunable passive antenna and a tuning unit, and apparatus for radio communication using this method
US9966930B2 (en) 2015-08-26 2018-05-08 Samsung Electronics Co., Ltd. Method for automatically adjusting a tuning unit, and automatic tuning system using this method
US10003393B2 (en) 2014-12-16 2018-06-19 Blackberry Limited Method and apparatus for antenna selection
US10008777B1 (en) 2017-04-13 2018-06-26 Tekcem Method for automatically adjusting a tunable passive antenna and a tuning unit, and apparatus for radio communication using this method
US10355662B2 (en) 2016-12-06 2019-07-16 Honeywell International Inc. Impedance matching using tunable elements
US10404295B2 (en) 2012-12-21 2019-09-03 Blackberry Limited Method and apparatus for adjusting the timing of radio antenna tuning
US10736050B2 (en) 2018-07-09 2020-08-04 Honeywell International Inc. Adjusting transmission power of an antenna based on an object causing path loss in a communication link
US11533640B2 (en) * 2019-11-01 2022-12-20 Qualcomm Incorporated Machine learning-assisted use case classification and adaptive antenna tuning

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7113759B2 (en) * 2002-08-28 2006-09-26 Texas Instruments Incorporated Controller area network transceiver having capacitive balancing circuit for improved receiver common-mode rejection
AU2003285538A1 (en) * 2002-11-27 2004-06-18 Mohammed Sabih Chaudry Tissue ablation apparatus and method of ablating tissue
US8339102B2 (en) * 2004-02-10 2012-12-25 Spansion Israel Ltd System and method for regulating loading on an integrated circuit power supply
ATE415739T1 (en) * 2004-11-19 2008-12-15 Koninkl Philips Electronics Nv DEVICE HAVING A LOAD LINE COUPLED TO AN OUTPUT OF AN AMPLIFIER STAGE
US7671693B2 (en) * 2006-02-17 2010-03-02 Samsung Electronics Co., Ltd. System and method for a tunable impedance matching network
DE102009018648B4 (en) * 2009-04-23 2018-11-29 Snaptrack, Inc. Front end module with antenna tuner
KR101739283B1 (en) * 2010-08-31 2017-05-25 삼성전자주식회사 Apparatus for adaptive resonant power transmission

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2981902A (en) * 1958-06-26 1961-04-25 Telecomm Radlioelectriques Et Automatic impedance matching device
US3852669A (en) 1973-06-26 1974-12-03 Us Army Circuit to protect rf output amplifier against mismatch damage
US4015223A (en) * 1975-01-22 1977-03-29 Thomson-Csf HF Antenna matching device
US4019150A (en) 1975-11-17 1977-04-19 Motorola, Inc. PA protection circuit for a single sideband radio
US4612669A (en) * 1985-04-30 1986-09-16 Rca Corporation Antenna matching system
US5140223A (en) * 1989-07-18 1992-08-18 Leybold Aktiengesellschaft Circuit for adjusting the impedance of a plasma section to a high-frequency generator
US5376895A (en) * 1991-11-29 1994-12-27 Matsushita Electric Industrial Co., Ltd. Control circuit and method for transmission output
US5423082A (en) 1993-06-24 1995-06-06 Motorola, Inc. Method for a transmitter to compensate for varying loading without an isolator
US5424691A (en) * 1994-02-03 1995-06-13 Sadinsky; Samuel Apparatus and method for electronically controlled admittance matching network
US5459440A (en) * 1993-04-20 1995-10-17 Madge Networks Limited Automatic impedance matching with potential monitoring means
US5564086A (en) * 1993-11-29 1996-10-08 Motorola, Inc. Method and apparatus for enhancing an operating characteristic of a radio transmitter

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2981902A (en) * 1958-06-26 1961-04-25 Telecomm Radlioelectriques Et Automatic impedance matching device
US3852669A (en) 1973-06-26 1974-12-03 Us Army Circuit to protect rf output amplifier against mismatch damage
US4015223A (en) * 1975-01-22 1977-03-29 Thomson-Csf HF Antenna matching device
US4019150A (en) 1975-11-17 1977-04-19 Motorola, Inc. PA protection circuit for a single sideband radio
US4612669A (en) * 1985-04-30 1986-09-16 Rca Corporation Antenna matching system
US5140223A (en) * 1989-07-18 1992-08-18 Leybold Aktiengesellschaft Circuit for adjusting the impedance of a plasma section to a high-frequency generator
US5376895A (en) * 1991-11-29 1994-12-27 Matsushita Electric Industrial Co., Ltd. Control circuit and method for transmission output
US5459440A (en) * 1993-04-20 1995-10-17 Madge Networks Limited Automatic impedance matching with potential monitoring means
US5423082A (en) 1993-06-24 1995-06-06 Motorola, Inc. Method for a transmitter to compensate for varying loading without an isolator
US5542096A (en) 1993-06-24 1996-07-30 Motorola, Inc. Method for a transmitter to compensate for varying loading without an isolator
US5564086A (en) * 1993-11-29 1996-10-08 Motorola, Inc. Method and apparatus for enhancing an operating characteristic of a radio transmitter
US5424691A (en) * 1994-02-03 1995-06-13 Sadinsky; Samuel Apparatus and method for electronically controlled admittance matching network

Cited By (201)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7714678B2 (en) 2000-07-20 2010-05-11 Paratek Microwave, Inc. Tunable microwave devices with auto-adjusting matching circuit
US9431990B2 (en) 2000-07-20 2016-08-30 Blackberry Limited Tunable microwave devices with auto-adjusting matching circuit
US8896391B2 (en) 2000-07-20 2014-11-25 Blackberry Limited Tunable microwave devices with auto-adjusting matching circuit
US7728693B2 (en) 2000-07-20 2010-06-01 Paratek Microwave, Inc. Tunable microwave devices with auto-adjusting matching circuit
US9948270B2 (en) 2000-07-20 2018-04-17 Blackberry Limited Tunable microwave devices with auto-adjusting matching circuit
US7795990B2 (en) 2000-07-20 2010-09-14 Paratek Microwave, Inc. Tunable microwave devices with auto-adjusting matching circuit
USRE44998E1 (en) 2000-07-20 2014-07-08 Blackberry Limited Optimized thin film capacitors
US20060160501A1 (en) * 2000-07-20 2006-07-20 Greg Mendolia Tunable microwave devices with auto-adjusting matching circuit
US8744384B2 (en) 2000-07-20 2014-06-03 Blackberry Limited Tunable microwave devices with auto-adjusting matching circuit
US20080169879A1 (en) * 2000-07-20 2008-07-17 Cornelis Frederik Du Toit Tunable microwave devices with auto-adjusting matching circuit
US20080169880A1 (en) * 2000-07-20 2008-07-17 Cornelis Frederik Du Toit Tunable microwave devices with auto-adjusting matching circuit
US7865154B2 (en) 2000-07-20 2011-01-04 Paratek Microwave, Inc. Tunable microwave devices with auto-adjusting matching circuit
US9768752B2 (en) 2000-07-20 2017-09-19 Blackberry Limited Tunable microwave devices with auto-adjusting matching circuit
US7969257B2 (en) 2000-07-20 2011-06-28 Paratek Microwave, Inc. Tunable microwave devices with auto-adjusting matching circuit
US8693963B2 (en) 2000-07-20 2014-04-08 Blackberry Limited Tunable microwave devices with auto-adjusting matching circuit
US20030092388A1 (en) * 2001-11-14 2003-05-15 Koninklijke Philips Electronics N.V. Impedeance matching circuit for a multi-band radio frequency device
US6985698B2 (en) * 2001-11-14 2006-01-10 Koninklijke Philips Electronics N.V. Impedeance matching circuit for a multi-band radio frequency device
US6741140B2 (en) * 2001-12-12 2004-05-25 Nortel Networks Limited Circuit for receiving an AC coupled broadband signal
WO2004010595A1 (en) * 2002-07-20 2004-01-29 Philips Intellectual Property & Standards Gmbh Device for dynamic impedance matching between a power amplifier and an antenna
US7145413B2 (en) 2003-06-10 2006-12-05 International Business Machines Corporation Programmable impedance matching circuit and method
US20040251983A1 (en) * 2003-06-10 2004-12-16 International Business Machines Corporation Programmable impedance matching circuit and method
US7264676B2 (en) * 2003-09-11 2007-09-04 United Microelectronics Corp. Plasma apparatus and method capable of adaptive impedance matching
US20050056369A1 (en) * 2003-09-11 2005-03-17 Chien-Hsin Lai Plasma apparatus and method capable of adaptive impedance matching
EP1564896A1 (en) * 2004-02-10 2005-08-17 Sony Ericsson Mobile Communications AB Impedance matching for an antenna
US8330475B2 (en) 2004-10-06 2012-12-11 Epcos Ag Circuit for detecting a magnitude and phase of an impedance of a load
US20080266021A1 (en) * 2004-10-06 2008-10-30 Koninklijke Philips Electronics N.V. Impedance Detector
JP4828542B2 (en) * 2004-10-06 2011-11-30 エプコス アクチエンゲゼルシャフト Impedance detector
JP2008516508A (en) * 2004-10-06 2008-05-15 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Impedance detector
US20070035356A1 (en) * 2005-08-15 2007-02-15 Nokia Corporation Integrated load impedance sensing for tunable matching networks
US7586384B2 (en) 2005-08-15 2009-09-08 Nokia Corporation Integrated load impedance sensing for tunable matching networks
WO2007020324A1 (en) * 2005-08-15 2007-02-22 Nokia Corporation Integrated load impedance sensing for tunable matching networks
US10163574B2 (en) 2005-11-14 2018-12-25 Blackberry Limited Thin films capacitors
US9406444B2 (en) 2005-11-14 2016-08-02 Blackberry Limited Thin film capacitors
US8125399B2 (en) 2006-01-14 2012-02-28 Paratek Microwave, Inc. Adaptively tunable antennas incorporating an external probe to monitor radiated power
US8269683B2 (en) 2006-01-14 2012-09-18 Research In Motion Rf, Inc. Adaptively tunable antennas and method of operation therefore
US8463218B2 (en) 2006-01-14 2013-06-11 Research In Motion Rf, Inc. Adaptive matching network
US8942657B2 (en) 2006-01-14 2015-01-27 Blackberry Limited Adaptive matching network
US20100156552A1 (en) * 2006-01-14 2010-06-24 Paratek Microwave, Inc. Adaptive matching network
US20100085260A1 (en) * 2006-01-14 2010-04-08 Mckinzie William E Adaptively tunable antennas and method of operation therefore
US20070197180A1 (en) * 2006-01-14 2007-08-23 Mckinzie William E Iii Adaptive impedance matching module (AIMM) control architectures
US8620246B2 (en) 2006-01-14 2013-12-31 Blackberry Limited Adaptive impedance matching module (AIMM) control architectures
US10177731B2 (en) 2006-01-14 2019-01-08 Blackberry Limited Adaptive matching network
US9853622B2 (en) 2006-01-14 2017-12-26 Blackberry Limited Adaptive matching network
US20070285326A1 (en) * 2006-01-14 2007-12-13 Mckinzie William E Adaptively tunable antennas incorporating an external probe to monitor radiated power
US8620247B2 (en) 2006-01-14 2013-12-31 Blackberry Limited Adaptive impedance matching module (AIMM) control architectures
US8405563B2 (en) 2006-01-14 2013-03-26 Research In Motion Rf, Inc. Adaptively tunable antennas incorporating an external probe to monitor radiated power
US7711337B2 (en) 2006-01-14 2010-05-04 Paratek Microwave, Inc. Adaptive impedance matching module (AIMM) control architectures
US8325097B2 (en) 2006-01-14 2012-12-04 Research In Motion Rf, Inc. Adaptively tunable antennas and method of operation therefore
US7831226B2 (en) 2006-04-04 2010-11-09 Samsung Electronics Co., Ltd. Impedance matching system, network analyzer having the same, and impedance matching method thereof
EP1843477A2 (en) 2006-04-04 2007-10-10 Samsung Electronics Co., Ltd. Impedance matching system, network analyser having the same, and impedance matching method thereof
US20070232249A1 (en) * 2006-04-04 2007-10-04 Samsung Electronics Co., Ltd. Impedance matching system, network analyzer having the same, and impedance matching method thereof
EP1843477A3 (en) * 2006-04-04 2010-04-21 Samsung Electronics Co., Ltd. Impedance matching system, network analyser having the same, and impedance matching method thereof
KR101405338B1 (en) * 2006-07-12 2014-06-10 퀄컴 테크놀로지스, 인크. Load-line adaptation
WO2008007330A3 (en) * 2006-07-12 2008-04-24 Nxp Bv Load-line adaptation
WO2008007330A2 (en) * 2006-07-12 2008-01-17 Nxp B.V. Load-line adaptation
US20090174496A1 (en) * 2006-07-12 2009-07-09 Adrianus Van Bezooijen Load-Line Adaptation
JP2009543499A (en) * 2006-07-12 2009-12-03 エヌエックスピー ビー ヴィ Adaptation of load line
US8436694B2 (en) 2006-07-12 2013-05-07 Epcos Ag Load-line adaptation
US20080106349A1 (en) * 2006-11-08 2008-05-08 Mckinzie William E Adaptive impedance matching apparatus, system and method
US8680934B2 (en) 2006-11-08 2014-03-25 Blackberry Limited System for establishing communication with a mobile device server
US8558633B2 (en) 2006-11-08 2013-10-15 Blackberry Limited Method and apparatus for adaptive impedance matching
US8564381B2 (en) 2006-11-08 2013-10-22 Blackberry Limited Method and apparatus for adaptive impedance matching
US9130543B2 (en) 2006-11-08 2015-09-08 Blackberry Limited Method and apparatus for adaptive impedance matching
US10020828B2 (en) 2006-11-08 2018-07-10 Blackberry Limited Adaptive impedance matching apparatus, system and method with improved dynamic range
US20100164641A1 (en) * 2006-11-08 2010-07-01 Paratek Microwave, Inc. Method and apparatus for adaptive impedance matching
US10050598B2 (en) 2006-11-08 2018-08-14 Blackberry Limited Method and apparatus for adaptive impedance matching
US20100164639A1 (en) * 2006-11-08 2010-07-01 Paratek Microwave, Inc. Method and apparatus for adaptive impedance matching
US7714676B2 (en) 2006-11-08 2010-05-11 Paratek Microwave, Inc. Adaptive impedance matching apparatus, system and method
US8217732B2 (en) 2006-11-08 2012-07-10 Paratek Microwave, Inc. Method and apparatus for adaptive impedance matching
US8217731B2 (en) 2006-11-08 2012-07-10 Paratek Microwave, Inc. Method and apparatus for adaptive impedance matching
US9722577B2 (en) 2006-11-08 2017-08-01 Blackberry Limited Method and apparatus for adaptive impedance matching
US8008982B2 (en) 2006-11-08 2011-08-30 Paratek Microwave, Inc. Method and apparatus for adaptive impedance matching
US9419581B2 (en) 2006-11-08 2016-08-16 Blackberry Limited Adaptive impedance matching apparatus, system and method with improved dynamic range
US8299867B2 (en) 2006-11-08 2012-10-30 Research In Motion Rf, Inc. Adaptive impedance matching module
US20080136714A1 (en) * 2006-12-12 2008-06-12 Daniel Boire Antenna tuner with zero volts impedance fold back
US7813777B2 (en) 2006-12-12 2010-10-12 Paratek Microwave, Inc. Antenna tuner with zero volts impedance fold back
US20080211598A1 (en) * 2007-03-01 2008-09-04 Brian Keith Eplett On-chip impedance matching using a variable capacitor
US8600315B2 (en) * 2007-03-19 2013-12-03 Broadcom Corporation Method and system for a configurable front end
US20120231752A1 (en) * 2007-03-19 2012-09-13 Razieh Roufoogaran Method and System for a Configurable Front End
US9698748B2 (en) 2007-04-23 2017-07-04 Blackberry Limited Adaptive impedance matching
US20080261544A1 (en) * 2007-04-23 2008-10-23 Guillaume Blin Techniques for improved adaptive impedance matching
US8620236B2 (en) 2007-04-23 2013-12-31 Blackberry Limited Techniques for improved adaptive impedance matching
US7917104B2 (en) 2007-04-23 2011-03-29 Paratek Microwave, Inc. Techniques for improved adaptive impedance matching
US8213886B2 (en) 2007-05-07 2012-07-03 Paratek Microwave, Inc. Hybrid techniques for antenna retuning utilizing transmit and receive power information
US8457569B2 (en) 2007-05-07 2013-06-04 Research In Motion Rf, Inc. Hybrid techniques for antenna retuning utilizing transmit and receive power information
US9119152B2 (en) 2007-05-07 2015-08-25 Blackberry Limited Hybrid techniques for antenna retuning utilizing transmit and receive power information
US8781417B2 (en) 2007-05-07 2014-07-15 Blackberry Limited Hybrid techniques for antenna retuning utilizing transmit and receive power information
US20100197365A1 (en) * 2007-06-26 2010-08-05 Skyworks Solutions, Inc. Error vector magnitude control within a linear transmitter
US8606200B2 (en) * 2007-06-26 2013-12-10 Intel Corporation Error vector magnitude control within a linear transmitter
USRE48435E1 (en) 2007-11-14 2021-02-09 Nxp Usa, Inc. Tuning matching circuits for transmitter and receiver bands as a function of the transmitter metrics
US8798555B2 (en) 2007-11-14 2014-08-05 Blackberry Limited Tuning matching circuits for transmitter and receiver bands as a function of the transmitter metrics
USRE47412E1 (en) 2007-11-14 2019-05-28 Blackberry Limited Tuning matching circuits for transmitter and receiver bands as a function of the transmitter metrics
US7991363B2 (en) 2007-11-14 2011-08-02 Paratek Microwave, Inc. Tuning matching circuits for transmitter and receiver bands as a function of transmitter metrics
US8428523B2 (en) 2007-11-14 2013-04-23 Research In Motion Rf, Inc. Tuning matching circuits for transmitter and receiver bands as a function of transmitter metrics
US8150074B1 (en) * 2008-08-08 2012-04-03 Crestron Electronics Inc. Impedance matching speaker wire system
US20120155676A1 (en) * 2008-08-08 2012-06-21 Crestron Electronics, Inc. Impedance matching speaker wire system
US8254601B2 (en) * 2008-08-08 2012-08-28 Crestron Electronics Inc. Impedance matching speaker wire system
US8072285B2 (en) 2008-09-24 2011-12-06 Paratek Microwave, Inc. Methods for tuning an adaptive impedance matching network with a look-up table
US8957742B2 (en) 2008-09-24 2015-02-17 Blackberry Limited Methods for tuning an adaptive impedance matching network with a look-up table
US8674783B2 (en) 2008-09-24 2014-03-18 Blackberry Limited Methods for tuning an adaptive impedance matching network with a look-up table
US9698758B2 (en) 2008-09-24 2017-07-04 Blackberry Limited Methods for tuning an adaptive impedance matching network with a look-up table
US8421548B2 (en) 2008-09-24 2013-04-16 Research In Motion Rf, Inc. Methods for tuning an adaptive impedance matching network with a look-up table
US20100085130A1 (en) * 2008-10-03 2010-04-08 Toyota Motor Engineering & Manufacturing North America, Inc. Manufacturable tunable matching network for wire and ribbon bond compensation
US20100090760A1 (en) * 2008-10-14 2010-04-15 Paratek Microwave, Inc. Low-distortion voltage variable capacitor assemblies
US8067858B2 (en) 2008-10-14 2011-11-29 Paratek Microwave, Inc. Low-distortion voltage variable capacitor assemblies
US8892060B2 (en) 2009-01-22 2014-11-18 Mediatek Inc. Method for tuning a digital compensation filter within a transmitter, and associated digital compensation filter
US20100308933A1 (en) * 2009-06-03 2010-12-09 Qualcomm Incorporated Tunable matching circuits for power amplifiers
US9143172B2 (en) 2009-06-03 2015-09-22 Qualcomm Incorporated Tunable matching circuits for power amplifiers
WO2010141774A3 (en) * 2009-06-03 2012-01-26 Qualcomm Incorporated Tunable matching circuits for power amplifiers
JP2012529244A (en) * 2009-06-03 2012-11-15 クゥアルコム・インコーポレイテッド Tunable matching circuit for power amplifier
US20100321086A1 (en) * 2009-06-19 2010-12-23 Qualcomm Incorporated Power and impedance measurement circuits for a wireless communication device
US8963611B2 (en) 2009-06-19 2015-02-24 Qualcomm Incorporated Power and impedance measurement circuits for a wireless communication device
US20110018632A1 (en) * 2009-07-24 2011-01-27 Qualcomm Incorporated Power amplifier with switched output matching for multi-mode operation
US8750810B2 (en) 2009-07-24 2014-06-10 Qualcomm Incorporated Power amplifier with switched output matching for multi-mode operation
US8779857B2 (en) 2009-08-14 2014-07-15 Qualcomm Incorporated Amplifier with variable matching circuit to improve linearity
US20110037519A1 (en) * 2009-08-14 2011-02-17 Qualcomm Incorporated Amplifier with variable matching circuit to improve linearity
KR101365353B1 (en) * 2009-08-14 2014-02-19 퀄컴 인코포레이티드 Apparatus and integrated circuit for signal amplification, and Method thereof
US9559639B2 (en) 2009-08-19 2017-01-31 Qualcomm Incorporated Protection circuit for power amplifier
US9000847B2 (en) 2009-08-19 2015-04-07 Qualcomm Incorporated Digital tunable inter-stage matching circuit
US20110043956A1 (en) * 2009-08-19 2011-02-24 Qualcomm Incorporated Protection circuit for power amplifier
US8787845B2 (en) 2009-08-25 2014-07-22 Blackberry Limited Method and apparatus for calibrating a communication device
US9020446B2 (en) 2009-08-25 2015-04-28 Blackberry Limited Method and apparatus for calibrating a communication device
US8472888B2 (en) 2009-08-25 2013-06-25 Research In Motion Rf, Inc. Method and apparatus for calibrating a communication device
EP2290745A1 (en) * 2009-08-28 2011-03-02 Thomson Licensing Antenna system comprising an electrically small antenna for reception of UHF band channel signals
FR2949612A1 (en) * 2009-08-28 2011-03-04 Thomson Licensing ANTENNA SYSTEM COMPRISING AN ELECTRICALLY SMALL ANTENNA FOR RECEIVING CHANNEL SIGNALS FROM THE UHF BAND
US20110165853A1 (en) * 2009-08-28 2011-07-07 Jean-Luc Robert Antenna system comprising an electrically small antenna for reception of UHF band channel signals
US8639203B2 (en) 2009-08-28 2014-01-28 Thomson Licensing Antenna system comprising an electrically small antenna for reception of UHF band channel signals
US9026062B2 (en) 2009-10-10 2015-05-05 Blackberry Limited Method and apparatus for managing operations of a communication device
US9853663B2 (en) 2009-10-10 2017-12-26 Blackberry Limited Method and apparatus for managing operations of a communication device
US10659088B2 (en) 2009-10-10 2020-05-19 Nxp Usa, Inc. Method and apparatus for managing operations of a communication device
US8190109B2 (en) 2009-10-14 2012-05-29 Research In Motion Limited Dynamic real-time calibration for antenna matching in a radio frequency transmitter system
US20110086601A1 (en) * 2009-10-14 2011-04-14 Research In Motion Limited Dynamic real-time calibration for antenna matching in a radio frequency transmitter system
US9680217B2 (en) 2009-10-14 2017-06-13 Blackberry Limited Dynamic real-time calibration for antenna matching in a radio frequency receiver system
US8774743B2 (en) 2009-10-14 2014-07-08 Blackberry Limited Dynamic real-time calibration for antenna matching in a radio frequency receiver system
US20110086598A1 (en) * 2009-10-14 2011-04-14 Research In Motion Limited Dynamic real-time calibration for antenna matching in a radio frequency receiver system
US8633761B2 (en) * 2010-01-26 2014-01-21 Gwangju Institute Of Science And Technology Power amplifier insensitive to load impedance changes
US20120293249A1 (en) * 2010-01-26 2012-11-22 Gwangju Institute Of Science And Technology Power amplifier insensitive to load impedance changes
US10263595B2 (en) 2010-03-22 2019-04-16 Blackberry Limited Method and apparatus for adapting a variable impedance network
US9608591B2 (en) 2010-03-22 2017-03-28 Blackberry Limited Method and apparatus for adapting a variable impedance network
US8803631B2 (en) 2010-03-22 2014-08-12 Blackberry Limited Method and apparatus for adapting a variable impedance network
US9548716B2 (en) 2010-03-22 2017-01-17 Blackberry Limited Method and apparatus for adapting a variable impedance network
US9742375B2 (en) 2010-03-22 2017-08-22 Blackberry Limited Method and apparatus for adapting a variable impedance network
US10615769B2 (en) 2010-03-22 2020-04-07 Blackberry Limited Method and apparatus for adapting a variable impedance network
US8860526B2 (en) 2010-04-20 2014-10-14 Blackberry Limited Method and apparatus for managing interference in a communication device
US8860525B2 (en) 2010-04-20 2014-10-14 Blackberry Limited Method and apparatus for managing interference in a communication device
US9450637B2 (en) 2010-04-20 2016-09-20 Blackberry Limited Method and apparatus for managing interference in a communication device
US9941922B2 (en) 2010-04-20 2018-04-10 Blackberry Limited Method and apparatus for managing interference in a communication device
US9564944B2 (en) 2010-04-20 2017-02-07 Blackberry Limited Method and apparatus for managing interference in a communication device
EP2418772A3 (en) * 2010-08-09 2014-10-01 NTT DoCoMo, Inc. Variable impedance matching circuit
US8432234B2 (en) 2010-11-08 2013-04-30 Research In Motion Rf, Inc. Method and apparatus for tuning antennas in a communication device
US9379454B2 (en) 2010-11-08 2016-06-28 Blackberry Limited Method and apparatus for tuning antennas in a communication device
US9263806B2 (en) 2010-11-08 2016-02-16 Blackberry Limited Method and apparatus for tuning antennas in a communication device
US9479130B2 (en) * 2010-11-19 2016-10-25 Blackberry Limited Dynamic real-time calibration for antenna matching in a radio frequency receiver system
US20130231155A1 (en) * 2010-11-19 2013-09-05 Research In Motion Limited Dynamic real-time calibration for antenna matching in a radio frequency receiver system
US9935674B2 (en) 2011-02-18 2018-04-03 Blackberry Limited Method and apparatus for radio antenna frequency tuning
US10979095B2 (en) 2011-02-18 2021-04-13 Nxp Usa, Inc. Method and apparatus for radio antenna frequency tuning
US9698858B2 (en) 2011-02-18 2017-07-04 Blackberry Limited Method and apparatus for radio antenna frequency tuning
US8712340B2 (en) 2011-02-18 2014-04-29 Blackberry Limited Method and apparatus for radio antenna frequency tuning
US9231643B2 (en) 2011-02-18 2016-01-05 Blackberry Limited Method and apparatus for radio antenna frequency tuning
US8655286B2 (en) 2011-02-25 2014-02-18 Blackberry Limited Method and apparatus for tuning a communication device
US9473216B2 (en) 2011-02-25 2016-10-18 Blackberry Limited Method and apparatus for tuning a communication device
US8626083B2 (en) 2011-05-16 2014-01-07 Blackberry Limited Method and apparatus for tuning a communication device
US9716311B2 (en) 2011-05-16 2017-07-25 Blackberry Limited Method and apparatus for tuning a communication device
US8594584B2 (en) 2011-05-16 2013-11-26 Blackberry Limited Method and apparatus for tuning a communication device
US10218070B2 (en) 2011-05-16 2019-02-26 Blackberry Limited Method and apparatus for tuning a communication device
US9769826B2 (en) 2011-08-05 2017-09-19 Blackberry Limited Method and apparatus for band tuning in a communication device
US10624091B2 (en) 2011-08-05 2020-04-14 Blackberry Limited Method and apparatus for band tuning in a communication device
US9331723B2 (en) 2011-11-14 2016-05-03 Blackberry Limited Perturbation-based dynamic measurement of antenna impedance in real-time
US20140141735A1 (en) * 2011-12-23 2014-05-22 Broadcom Corporation RF Transmitter Having Broadband Impedance Matching for Multi-Band Application Support
US9124310B2 (en) * 2011-12-23 2015-09-01 Broadcom Corporation RF transmitter having broadband impedance matching for multi-band application support
US9671765B2 (en) 2012-06-01 2017-06-06 Blackberry Limited Methods and apparatus for tuning circuit components of a communication device
US8948889B2 (en) 2012-06-01 2015-02-03 Blackberry Limited Methods and apparatus for tuning circuit components of a communication device
US9853363B2 (en) 2012-07-06 2017-12-26 Blackberry Limited Methods and apparatus to control mutual coupling between antennas
US9246223B2 (en) 2012-07-17 2016-01-26 Blackberry Limited Antenna tuning for multiband operation
US9941910B2 (en) 2012-07-19 2018-04-10 Blackberry Limited Method and apparatus for antenna tuning and power consumption management in a communication device
US9350405B2 (en) 2012-07-19 2016-05-24 Blackberry Limited Method and apparatus for antenna tuning and power consumption management in a communication device
US9413066B2 (en) 2012-07-19 2016-08-09 Blackberry Limited Method and apparatus for beam forming and antenna tuning in a communication device
US9362891B2 (en) 2012-07-26 2016-06-07 Blackberry Limited Methods and apparatus for tuning a communication device
US9077426B2 (en) 2012-10-31 2015-07-07 Blackberry Limited Adaptive antenna matching via a transceiver-based perturbation technique
US9768810B2 (en) 2012-12-21 2017-09-19 Blackberry Limited Method and apparatus for adjusting the timing of radio antenna tuning
US10404295B2 (en) 2012-12-21 2019-09-03 Blackberry Limited Method and apparatus for adjusting the timing of radio antenna tuning
US10700719B2 (en) 2012-12-21 2020-06-30 Nxp Usa, Inc. Method and apparatus for adjusting the timing of radio antenna tuning
US9374113B2 (en) 2012-12-21 2016-06-21 Blackberry Limited Method and apparatus for adjusting the timing of radio antenna tuning
US20140285266A1 (en) * 2013-03-22 2014-09-25 Kabushiki Kaisha Toshiba Amplification device and transmitter
US9197176B2 (en) * 2013-03-22 2015-11-24 Kabushiki Kaisha Toshiba Amplification device and transmitter
US10003393B2 (en) 2014-12-16 2018-06-19 Blackberry Limited Method and apparatus for antenna selection
US10651918B2 (en) 2014-12-16 2020-05-12 Nxp Usa, Inc. Method and apparatus for antenna selection
US9966930B2 (en) 2015-08-26 2018-05-08 Samsung Electronics Co., Ltd. Method for automatically adjusting a tuning unit, and automatic tuning system using this method
WO2017141086A1 (en) 2016-02-16 2017-08-24 Tekcem Method for automatically adjusting a tunable matching circuit, and automatic tuning system using this method
US9929760B2 (en) * 2016-04-14 2018-03-27 Taiwan Semiconductor Manufacturing Co., Ltd. Ultra-low-power RF receiver frontend with tunable matching networks
US20170302316A1 (en) * 2016-04-14 2017-10-19 Taiwan Semiconductor Manufacturing Co., Ltd. Ultra-Low-Power RF Receiver Frontend With Tunable Matching Networks
US9935607B2 (en) 2016-06-22 2018-04-03 Tekcem Method of automatic adjustment of a tunable matching circuit, and automatic tuning system using this method
WO2017221089A1 (en) 2016-06-22 2017-12-28 Tekcem Method of automatic adjustment of a tunable impedance matching circuit, and automatic tuning system using this method
WO2018002745A1 (en) 2016-06-30 2018-01-04 Tekcem Method of automatic adjustment of a tunable impedance matching circuit, and automatic tuning system using this method
US9966924B2 (en) 2016-06-30 2018-05-08 Tekcem Method of automatic adjustment of a tunable impedance matching circuit, and automatic tuning system using this method
US9628135B1 (en) 2016-11-14 2017-04-18 Tekcem Method for automatically adjusting a tunable matching circuit, and automatic tuning system using this method
US10355662B2 (en) 2016-12-06 2019-07-16 Honeywell International Inc. Impedance matching using tunable elements
US9960491B1 (en) 2017-04-12 2018-05-01 Tekcem Method for automatic adjustment of a tunable passive antenna and a tuning unit, and apparatus for radio communication using this method
US10008777B1 (en) 2017-04-13 2018-06-26 Tekcem Method for automatically adjusting a tunable passive antenna and a tuning unit, and apparatus for radio communication using this method
US10736050B2 (en) 2018-07-09 2020-08-04 Honeywell International Inc. Adjusting transmission power of an antenna based on an object causing path loss in a communication link
US11533640B2 (en) * 2019-11-01 2022-12-20 Qualcomm Incorporated Machine learning-assisted use case classification and adaptive antenna tuning

Also Published As

Publication number Publication date
US20020145483A1 (en) 2002-10-10

Similar Documents

Publication Publication Date Title
US6414562B1 (en) Circuit and method for impedance matching
KR100351930B1 (en) Power amplifier charger formation enhancement circuit
US7512386B2 (en) Method and apparatus providing integrated load matching using adaptive power amplifier compensation
US5117203A (en) Phase stable limiting power amplifier
JPH1022758A (en) Temperature compensated power detection circuit of wide operation range for portable rf transmission terminal equipment
EP1193863A2 (en) Amplifier circuit
US7205832B2 (en) Temperature compensated, high efficiency, controlled input impedance diode detector
US5367268A (en) Transmission signal output control circuit
EP0601888B1 (en) Variable gain RF amplifier with linear gain control
US20040043742A1 (en) System and method for establishing a bias current using a feedback loop
JP3154207B2 (en) Detector and transmitter
EP1532732B1 (en) System and method for establishing the input impedance of an amplifier in a stacked configuration
US8947164B2 (en) Integrated technique for enhanced power amplifier forward power detection
US5304948A (en) RF amplifier with linear gain control
JPH04352528A (en) High frequency power amplifier
US4283693A (en) Amplitude tilt compensating apparatus
US20040017244A1 (en) Balanced load switch
US5126703A (en) Signal attenuator
US3493882A (en) Unit transistor amplifier with matched input and output impedances
US4320346A (en) Large dynamic range low distortion amplitude modulation detector apparatus
US9893683B2 (en) Systems for amplifying a signal using a transformer matched transistor
US20050212601A1 (en) Power amplifiers
JP3351067B2 (en) Detection circuit
EP1553695B1 (en) Start signal output circuit
EP0993112B1 (en) A circuit arrangement improving the control characteristics of an attenuator

Legal Events

Date Code Title Description
AS Assignment

Owner name: MOTOROLA, INC., ILLINOIS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BOUISSE, GERARD JEAN LOUIS;REEL/FRAME:008590/0568

Effective date: 19970521

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657

Effective date: 20040404

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129

Effective date: 20061201

AS Assignment

Owner name: TESSERA INTELLECTUAL PROPERTIES, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:022990/0023

Effective date: 20090604

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001

Effective date: 20100413

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424

Effective date: 20130521

AS Assignment

Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR

Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266

Effective date: 20131101

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553

Effective date: 20151207

Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS

Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292

Effective date: 20151207

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001

Effective date: 20160525

AS Assignment

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001

Effective date: 20160912

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001

Effective date: 20160622

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040652/0241

Effective date: 20161107

Owner name: NXP USA, INC., TEXAS

Free format text: MERGER;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:040652/0241

Effective date: 20161107

AS Assignment

Owner name: NXP USA, INC., TEXAS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0241. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:041260/0850

Effective date: 20161107

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536

Effective date: 20151207

AS Assignment

Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001

Effective date: 20190217

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097

Effective date: 20190903

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421

Effective date: 20151207

AS Assignment

Owner name: NXP B.V., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001

Effective date: 20160622

AS Assignment

Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001

Effective date: 20160912