US6879049B1 - Damascene interconnection and semiconductor device - Google Patents
Damascene interconnection and semiconductor device Download PDFInfo
- Publication number
- US6879049B1 US6879049B1 US09/600,931 US60093100A US6879049B1 US 6879049 B1 US6879049 B1 US 6879049B1 US 60093100 A US60093100 A US 60093100A US 6879049 B1 US6879049 B1 US 6879049B1
- Authority
- US
- United States
- Prior art keywords
- conductive film
- trench
- pad trench
- pad
- insulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05546—Dual damascene structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
Definitions
- This invention relates to damascene interconnections and semiconductor devices. More particularly, the invention relates to a damascene interconnection having a bonding pad formed by a pad trench and a metal or conductive film filling the pad trench, and to a semiconductor device using same.
- the damascene process has being adopted in providing multilevel interconnections for a semiconductor device having a metal or conductive film buried in the insulating film.
- an insulating film 2 formed on a semiconductor substrate 1 as shown in FIG. 1 ( a ) is etched using a mask of resist 3 patterned corresponding to an interconnection, as shown in FIG. 1 ( b ), thereby forming a trench 4 .
- a conductive film 5 is formed covering the trench 4 as shown in FIG. 1 ( c ).
- the conductive film 5 in areas other than the trench 4 is removed in a polishing process using, for example, a Chemical Mechanical Polish process (hereinafter referred to as “CMP process”), as shown in FIG. 1 ( d ).
- CMP process Chemical Mechanical Polish
- Another object of the invention is to provide a damascene interconnection capable of preventing increases in resistance value or disconnects caused by dishing in a bonding pad, and a semiconductor device using the same.
- a damascene interconnection comprises: an interconnection trench formed in an insulating film and a pad trench communicating therewith; a protrusion formed by a portion not removed of the insulating film in the pad trench to decrease a substantial opening area of the pad trench; and a conductive film buried in the interconnection trench and the pad trench.
- such a semiconductor device comprises: a semiconductor substrate; an insulating film formed on the semiconductor substrate; an interconnection trench formed on the insulating film and communicating with a semiconductor element; a pad trench formed on the insulating film and communicating with the interconnection trench; a protrusion formed by a portion of not removed of the insulating film in the pad trench and reducing a substantial opening area of the pad trench; and a conductive film buried in the interconnection trench and the pad trench.
- the protrusion dividing the pad trench serves as a stop for polishing by an abrasive. Consequently, so-called dishing will not occur such that the conductive film in the pad trench is excessively removed.
- the protrusion may be formed not to divide the conductive film buried in the pad trench, or formed to divide the conductive film. However, where the conductive film is divided, another means is required to electrically couple together divided conductive film portions.
- the other means may be a contact hole for connecting between the conductive film formed in the insulating film and a conductive film arranged in a level lower than the insulating film. It should be noted that the contact hole is effective also where the conductive film in the pad trench is not divided by a protrusion.
- the protrusion includes, in one embodiment, island protrusions distributed in a proper interval in the pad trench, and in another embodiment ridges.
- FIG. 1 is an illustrative view showing a process for a general damascene interconnection
- FIG. 2 is a graph showing a usual polish characteristic in CMP
- FIG. 3 is an illustrative view showing a prior art bonding pad
- FIG. 4 is a sectional view taken along line X—X in FIG. 3 ;
- FIG. 5 is an illustrative view showing one embodiment of the present invention.
- FIG. 6 is a sectional view taken along line VI—VI in FIG. 5 ;
- FIG. 7 is an illustrative view showing a method for forming the FIG. 5 embodiment
- FIG. 8 is an illustrative view showing another embodiment of the invention.
- FIG. 9 is an illustrative view showing another embodiment of the invention.
- FIG. 10 is an illustrative view showing another embodiment of the invention.
- FIG. 11 is a sectional view on line XI—XI in FIG. 10 ;
- FIG. 12 is an illustrative view showing another embodiment of the invention.
- FIG. 13 is an illustrative view showing another embodiment of the invention.
- a semiconductor device 10 of the embodiment shown in FIG. 5 and FIG. 6 includes a semiconductor substrate 12 formed, for example, of silicon (Si) or the like. Note that the semiconductor substrate 12 may be other materials. Semiconductor elements, including active and/or passive elements, are formed on the semiconductor substrate 12 , although they are not shown in the figure.
- the semiconductor device 10 comprises a damascene interconnection 11 including, on the semiconductor substrate 12 , an interconnection trench 16 extending from the semiconductor element (not shown) and a pad trench 18 connected to the interconnection trench 16 . That is, an insulating film 14 is formed, for example, of silicon oxide (SiO 2 ) in a uniform film thickness on the semiconductor substrate. In the insulating film 14 , the interconnection trench 16 and the pad trench 18 connected therewith are formed. The insulating film 14 may be other materials.
- FIG. 5 and FIG. 6 illustrate the insulating film 14 formed directly on the surface of the semiconductor substrate 12 in order to simplify illustration and explanation.
- one or a plurality of semiconductor element layers are formed on the semiconductor substrate 12 , as is well known in the art, and an interconnection layer is formed as required on each of such semiconductor element layers.
- the interconnection trench 16 provides electrical connection between the semiconductor element (not shown) and the pad trench 18 .
- the pad trench 18 serves as a bonding pad on which wire-bonding is to be made to a not-shown IC leadframe. That is, the pad trench 18 is a connection terminal to provide electric conduction of the semiconductor element on each layer to and from the IC leadframe.
- the pad trench 18 with a comparatively large opening area, in order to prevent dishing as stated before. That is, the pad trench 18 has an insulating film 14 formed to be left as an island-spotted form. Consequently, the pad trench 18 is divided into unitary portions by island protrusions 20 . However, the island protrusions 20 do not separate one portion from another portion of the pad trench 18 , i.e. the pad trench 18 is continuous in areas except for the island protrusions 20 . That is, the pad trench 18 in this embodiment has a large opening size but is reduced in its substantial opening area by the presence of the island protrusions 20 . Specifically, in this embodiment the pad trench 18 has a side determined as approximately 50-200 ⁇ m and an interval of the protrusions 20 determined as approximately 5-20 ⁇ m.
- a conductive film 22 is formed using a metal as mentioned before or conductive material in a manner similar to that of the interconnection trench 16 .
- the semiconductor element (not shown) on the semiconductor device 10 is electrically coupled through the conductive film 22 buried in the interconnection trench 16 to the pad trench 18 , i.e. the conductive film 22 buried in the pad trench 18 . Due to this, by bonding a wire (not shown) to the conductive film 22 formed in the pad trench 18 , the semiconductor element is put in electrical connection to the wire, i.e. to the IC leadframe.
- FIG. 7 an insulating film 14 is formed directly on a surface of a semiconductor substrate 12 .
- the semiconductor device 10 in practice, has a proper number of semiconductor element layers as stated before and FIG. 7 depicts an interconnection structure having only one layer for the sake of convenience.
- An insulating layer 14 is formed on a semiconductor substrate 12 by thermal oxidation process or the like, as shown in FIG. 7 ( a ). Thereafter, the insulating film 14 is masked with patterned resist 24 to leave island protrusions 20 . Etching is made to form an interconnection trench 16 and a pad trench 18 . At this time, a plurality of island protrusions 20 are formed in the pad trench 18 . After removing the resist 24 , a conductive film 22 is formed over an entire surface of the semiconductor substrate 12 including the interconnection trench 16 and pad trench 18 by a CVD or hot sputter process, as shown in FIG. 7 ( c ). Then, the conductive film 22 on the insulating film 14 is removed as shown in FIG. 7 ( d ) by a CMP process.
- the semiconductor substrate 12 (including the insulating film 14 and the conductive film 22 ) is urged onto a polishing pad mounted on a polisher table.
- the table and the substrate holder are relatively rotated while supplying to the polishing pad a slurry containing abrasive particles.
- the abrasive particle for polishing is selected of a kind (material, particle size, etc.) such that in CMP a polish rate on the insulating film 14 is lower than a polish rate on the conductive film 22 .
- the polish rate in concrete is desirably given as (polish rate on the conductive film 22 )/(polish rate on the insulating film 14 ) ⁇ 20 to 10. This is because in CMP the conductive film 22 on the insulating film 14 needs to be removed as rapidly as possible. However, the insulating film 14 should be prevented from being damaged due to polishing, and the island projections 20 are to prevent over-polishing the conductive film 22 of the pad trench 18 . Consequently, there is a necessity of providing the insulating film 14 with greater polish resistance than that of the conductive film 22 .
- the protrusions 20 (insulating film 14 ) having a low polish rate act such that the conductive film 22 is decelerated during the process of polishing by the polish pad.
- the conductive film 22 in the pad trench 18 can be prevented from being removed to an excessive extent. This in turn makes it possible to prevent the pad trench 18 from increasing in resistance or the occurrence of disconnects due to dishing.
- the forming of protrusions in the pad trench reduces the substantial opening area, thereby preventing dishing.
- the protrusions 20 may be in a form to divide the pad trench 18 into portions.
- the shape of a protrusion may be a straight line as shown in FIG. 8 or a squared-spiral form as shown in FIG. 9 .
- a plurality of protrusions or ridges 20 are formed extending from respective outer edges of four sides of a rectangular pad trench 18 . It should be noted that, in also this case, the other areas of the pad trench 18 are continuous with one another. In also this embodiment, the substantial opening area is reduced in the areas between the protruding ridges 20 , between protruding ridges extending from different sides, and between the protruding ridge 20 and the inner edge of the pad trench 18 .
- a pad trench 18 has one ridge 20 formed in a squared-spiral form.
- the pad trench 18 is not divided into non-continuous areas. In this manner, by forming the ridge 20 in the spiral form, the opening area is substantially reduced in the areas between portions of the ridge 20 and between the ridge 20 and the pad trench 18 inner edge.
- connection holes or contact holes 26 may be formed through a bottom of the pad trench 18 to provide electrical connection between the conductive film 22 and a not-shown lower-level conductive film through these contact holes 26 .
- a metal or conductive material thereof is also filled in the contact holes 26 to provide electrical connection between the upper-leveled conductive film 22 and lower-leveled conductive film 30 .
- the protrusions or ridges, if formed in the pad trench 18 result in a volume decrease of the pad trench 18 , i.e. volume reduction of the conductive film 22 of the pad trench 18 . It is to be feared that the bonding pad may be increased in electric resistance by the volume reduction in the conductive film 22 of the pad trench 18 .
- the conductive film 22 if coupled to the conductive film 30 as in the FIG. 10 and FIG. 11 embodiments, increases the effective volume of the conductive film 22 , thus properly suppressing the electric resistance from increasing.
- contact holes 26 are added to the structure of the FIG. 8 embodiment to thereby make the conductive film 22 of the pad trench 18 integral with a lower-leveled conductive film.
- a ridge 20 is formed in a closed-loop form in a manner different from the FIG. 9 embodiment.
- the conductive film 22 of the pad trench 18 is divided into portions, in a manner different from the above embodiment.
- the contact holes 26 are especially effective. That is, the formation of contact holes 26 connects the conductive film 22 of the pad trench 18 to a lower-leveled conductive film 30 (FIG. 11 ). Consequently, the divided portions of the conductive film 22 of the pad trench 18 are electrically coupled together through the conductive film 30 . That is, in the FIG. 13 embodiment, the ridge or protrusion 20 is formed in a closed-loop form. However, no problem is encountered with disconnects in the pad trench 18 due to the protrusion or ridge 20 because the conductive film 22 is coupled to the lower-leveled conductive film through the via holes 26 .
- the protrusion or ridge for reducing the actual opening area of the pad trench may be provided in plurality in the pad trench or employed one in number.
Abstract
Description
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/063,148 US7042100B2 (en) | 1998-01-23 | 2005-02-22 | Damascene interconnection and semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1135498 | 1998-01-23 | ||
PCT/JP1999/000225 WO1999038204A1 (en) | 1998-01-23 | 1999-01-22 | Damascene interconnection and semiconductor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/063,148 Continuation US7042100B2 (en) | 1998-01-23 | 2005-02-22 | Damascene interconnection and semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US6879049B1 true US6879049B1 (en) | 2005-04-12 |
Family
ID=11775707
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/600,931 Expired - Lifetime US6879049B1 (en) | 1998-01-23 | 1999-01-22 | Damascene interconnection and semiconductor device |
US11/063,148 Expired - Lifetime US7042100B2 (en) | 1998-01-23 | 2005-02-22 | Damascene interconnection and semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/063,148 Expired - Lifetime US7042100B2 (en) | 1998-01-23 | 2005-02-22 | Damascene interconnection and semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (2) | US6879049B1 (en) |
JP (1) | JP4651815B2 (en) |
TW (1) | TW410392B (en) |
WO (1) | WO1999038204A1 (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050156332A1 (en) * | 1998-01-23 | 2005-07-21 | Koji Yamamoto | Damascene interconnection and semiconductor device |
US20060054954A1 (en) * | 2004-09-08 | 2006-03-16 | Stmicroelectronics S.R.I. | Lateral MOS device with minimization of parasitic elements |
US20080116544A1 (en) * | 2006-11-22 | 2008-05-22 | Tessera, Inc. | Packaged semiconductor chips with array |
US20080246136A1 (en) * | 2007-03-05 | 2008-10-09 | Tessera, Inc. | Chips having rear contacts connected by through vias to front contacts |
US20110012259A1 (en) * | 2006-11-22 | 2011-01-20 | Tessera, Inc. | Packaged semiconductor chips |
US20120119367A1 (en) * | 2010-11-15 | 2012-05-17 | Tessera Research Llc | Conductive pads defined by embedded traces |
US8587126B2 (en) | 2010-12-02 | 2013-11-19 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
US8610259B2 (en) | 2010-09-17 | 2013-12-17 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US8610264B2 (en) | 2010-12-08 | 2013-12-17 | Tessera, Inc. | Compliant interconnects in wafers |
US8637968B2 (en) | 2010-12-02 | 2014-01-28 | Tessera, Inc. | Stacked microelectronic assembly having interposer connecting active chips |
US8735287B2 (en) | 2007-07-31 | 2014-05-27 | Invensas Corp. | Semiconductor packaging process using through silicon vias |
US8736066B2 (en) | 2010-12-02 | 2014-05-27 | Tessera, Inc. | Stacked microelectronic assemby with TSVS formed in stages and carrier above chip |
US8791575B2 (en) | 2010-07-23 | 2014-07-29 | Tessera, Inc. | Microelectronic elements having metallic pads overlying vias |
US8796135B2 (en) | 2010-07-23 | 2014-08-05 | Tessera, Inc. | Microelectronic elements with rear contacts connected with via first or via middle structures |
US8841675B2 (en) | 2011-09-23 | 2014-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Minute transistor |
US8847380B2 (en) | 2010-09-17 | 2014-09-30 | Tessera, Inc. | Staged via formation from both sides of chip |
US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3685722B2 (en) | 2001-02-28 | 2005-08-24 | 三洋電機株式会社 | Semiconductor device and manufacturing method thereof |
US8134235B2 (en) | 2007-04-23 | 2012-03-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three-dimensional semiconductor device |
US8053900B2 (en) * | 2008-10-21 | 2011-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-substrate vias (TSVs) electrically connected to a bond pad design with reduced dishing effect |
Citations (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63161634A (en) * | 1986-12-24 | 1988-07-05 | Nec Corp | Semiconductor integrated circuit device |
US4933305A (en) * | 1987-07-31 | 1990-06-12 | Nec Corporation | Process of wire bonding for semiconductor device |
US5248903A (en) * | 1992-09-18 | 1993-09-28 | Lsi Logic Corporation | Composite bond pads for semiconductor devices |
JPH05343466A (en) * | 1992-06-11 | 1993-12-24 | Mitsubishi Electric Corp | Pad structure for semiconductor device |
US5309025A (en) * | 1992-07-27 | 1994-05-03 | Sgs-Thomson Microelectronics, Inc. | Semiconductor bond pad structure and method |
US5502337A (en) * | 1994-07-04 | 1996-03-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device structure including multiple interconnection layers with interlayer insulating films |
US5525546A (en) * | 1991-01-29 | 1996-06-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing thereof |
US5602423A (en) * | 1994-11-01 | 1997-02-11 | Texas Instruments Incorporated | Damascene conductors with embedded pillars |
US5607718A (en) * | 1993-03-26 | 1997-03-04 | Kabushiki Kaisha Toshiba | Polishing method and polishing apparatus |
US5681423A (en) * | 1996-06-06 | 1997-10-28 | Micron Technology, Inc. | Semiconductor wafer for improved chemical-mechanical polishing over large area features |
US5686762A (en) * | 1995-12-21 | 1997-11-11 | Micron Technology, Inc. | Semiconductor device with improved bond pads |
US5707894A (en) * | 1995-10-27 | 1998-01-13 | United Microelectronics Corporation | Bonding pad structure and method thereof |
JPH1064938A (en) * | 1996-08-21 | 1998-03-06 | Toshiba Corp | Semiconductor device and manufacture thereof |
US5736791A (en) * | 1995-02-07 | 1998-04-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and bonding pad structure therefor |
US5739587A (en) * | 1995-02-21 | 1998-04-14 | Seiko Epson Corporation | Semiconductor device having a multi-latered wiring structure |
US5773364A (en) * | 1996-10-21 | 1998-06-30 | Motorola, Inc. | Method for using ammonium salt slurries for chemical mechanical polishing (CMP) |
JPH10229085A (en) * | 1997-02-14 | 1998-08-25 | Hitachi Ltd | Semiconductor device and fabrication thereof |
US5854140A (en) * | 1996-12-13 | 1998-12-29 | Siemens Aktiengesellschaft | Method of making an aluminum contact |
US5880007A (en) * | 1997-09-30 | 1999-03-09 | Siemens Aktiengesellschaft | Planarization of a non-conformal device layer in semiconductor fabrication |
US5923088A (en) * | 1996-08-22 | 1999-07-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond pad structure for the via plug process |
US6045435A (en) * | 1997-08-04 | 2000-04-04 | Motorola, Inc. | Low selectivity chemical mechanical polishing (CMP) process for use on integrated circuit metal interconnects |
JP2000208443A (en) * | 1999-01-13 | 2000-07-28 | Sony Corp | Method and apparatus for manufacturing electronic device |
US6100589A (en) * | 1996-08-20 | 2000-08-08 | Seiko Epson Corporation | Semiconductor device and a method for making the same that provide arrangement of a connecting region for an external connecting terminal |
US6103625A (en) * | 1997-12-31 | 2000-08-15 | Intel Corporation | Use of a polish stop layer in the formation of metal structures |
US6143396A (en) * | 1997-05-01 | 2000-11-07 | Texas Instruments Incorporated | System and method for reinforcing a bond pad |
US6156660A (en) * | 1999-02-05 | 2000-12-05 | Taiwan Semiconductor Manufacturing Company | Method of planarization using dummy leads |
US6184141B1 (en) * | 1998-11-24 | 2001-02-06 | Advanced Micro Devices, Inc. | Method for multiple phase polishing of a conductive layer in a semidonductor wafer |
US6198170B1 (en) * | 1999-12-16 | 2001-03-06 | Conexant Systems, Inc. | Bonding pad and support structure and method for their fabrication |
US6204149B1 (en) * | 1999-05-26 | 2001-03-20 | Micron Technology, Inc. | Methods of forming polished material and methods of forming isolation regions |
US6577017B1 (en) * | 1994-12-07 | 2003-06-10 | Quick Logic Corporation | Bond pad having vias usable with antifuse process technology |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0797602B2 (en) * | 1988-05-06 | 1995-10-18 | 日本電気株式会社 | Semiconductor integrated circuit device |
JP2550248B2 (en) * | 1991-10-14 | 1996-11-06 | 株式会社東芝 | Semiconductor integrated circuit device and manufacturing method thereof |
JP2972484B2 (en) * | 1993-05-10 | 1999-11-08 | 日本電気株式会社 | Method for manufacturing semiconductor device |
DE69330603T2 (en) * | 1993-09-30 | 2002-07-04 | Cons Ric Microelettronica | Process for metallization and connection in the production of power semiconductor components |
US5723822A (en) * | 1995-03-24 | 1998-03-03 | Integrated Device Technology, Inc. | Structure for fabricating a bonding pad having improved adhesion to an underlying structure |
JP3382467B2 (en) * | 1995-09-14 | 2003-03-04 | キヤノン株式会社 | Active matrix substrate manufacturing method |
KR100217325B1 (en) | 1996-07-02 | 1999-10-01 | 윤종용 | Fabricating process analyzing method for semiconductor device |
JP3207759B2 (en) * | 1996-09-18 | 2001-09-10 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US5919548A (en) * | 1996-10-11 | 1999-07-06 | Sandia Corporation | Chemical-mechanical polishing of recessed microelectromechanical devices |
US6071810A (en) * | 1996-12-24 | 2000-06-06 | Kabushiki Kaisha Toshiba | Method of filling contact holes and wiring grooves of a semiconductor device |
TW363239B (en) * | 1997-06-23 | 1999-07-01 | United Microelectronics Corp | Manufacturing method for bonding pad windows |
US6033984A (en) * | 1997-12-23 | 2000-03-07 | Siemens Aktiengesellschaft | Dual damascene with bond pads |
TW410392B (en) * | 1998-01-23 | 2000-11-01 | Rohm Co Ltd | Damascene interconnection and semiconductor device |
JPH11261010A (en) * | 1998-03-13 | 1999-09-24 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
US6306750B1 (en) * | 2000-01-18 | 2001-10-23 | Taiwan Semiconductor Manufacturing Company | Bonding pad structure to prevent inter-metal dielectric cracking and to improve bondability |
-
1999
- 1999-01-22 TW TW088100951A patent/TW410392B/en not_active IP Right Cessation
- 1999-01-22 US US09/600,931 patent/US6879049B1/en not_active Expired - Lifetime
- 1999-01-22 JP JP2000529004A patent/JP4651815B2/en not_active Expired - Fee Related
- 1999-01-22 WO PCT/JP1999/000225 patent/WO1999038204A1/en active Application Filing
-
2005
- 2005-02-22 US US11/063,148 patent/US7042100B2/en not_active Expired - Lifetime
Patent Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63161634A (en) * | 1986-12-24 | 1988-07-05 | Nec Corp | Semiconductor integrated circuit device |
US4933305A (en) * | 1987-07-31 | 1990-06-12 | Nec Corporation | Process of wire bonding for semiconductor device |
US5525546A (en) * | 1991-01-29 | 1996-06-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and method of manufacturing thereof |
JPH05343466A (en) * | 1992-06-11 | 1993-12-24 | Mitsubishi Electric Corp | Pad structure for semiconductor device |
US5309025A (en) * | 1992-07-27 | 1994-05-03 | Sgs-Thomson Microelectronics, Inc. | Semiconductor bond pad structure and method |
US5248903A (en) * | 1992-09-18 | 1993-09-28 | Lsi Logic Corporation | Composite bond pads for semiconductor devices |
US5607718A (en) * | 1993-03-26 | 1997-03-04 | Kabushiki Kaisha Toshiba | Polishing method and polishing apparatus |
US5502337A (en) * | 1994-07-04 | 1996-03-26 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device structure including multiple interconnection layers with interlayer insulating films |
US5602423A (en) * | 1994-11-01 | 1997-02-11 | Texas Instruments Incorporated | Damascene conductors with embedded pillars |
US6577017B1 (en) * | 1994-12-07 | 2003-06-10 | Quick Logic Corporation | Bond pad having vias usable with antifuse process technology |
US5736791A (en) * | 1995-02-07 | 1998-04-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and bonding pad structure therefor |
US5739587A (en) * | 1995-02-21 | 1998-04-14 | Seiko Epson Corporation | Semiconductor device having a multi-latered wiring structure |
US5707894A (en) * | 1995-10-27 | 1998-01-13 | United Microelectronics Corporation | Bonding pad structure and method thereof |
US5686762A (en) * | 1995-12-21 | 1997-11-11 | Micron Technology, Inc. | Semiconductor device with improved bond pads |
US5681423A (en) * | 1996-06-06 | 1997-10-28 | Micron Technology, Inc. | Semiconductor wafer for improved chemical-mechanical polishing over large area features |
US6100589A (en) * | 1996-08-20 | 2000-08-08 | Seiko Epson Corporation | Semiconductor device and a method for making the same that provide arrangement of a connecting region for an external connecting terminal |
US6362528B2 (en) * | 1996-08-21 | 2002-03-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
JPH1064938A (en) * | 1996-08-21 | 1998-03-06 | Toshiba Corp | Semiconductor device and manufacture thereof |
US5923088A (en) * | 1996-08-22 | 1999-07-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bond pad structure for the via plug process |
US5773364A (en) * | 1996-10-21 | 1998-06-30 | Motorola, Inc. | Method for using ammonium salt slurries for chemical mechanical polishing (CMP) |
US5854140A (en) * | 1996-12-13 | 1998-12-29 | Siemens Aktiengesellschaft | Method of making an aluminum contact |
JPH10229085A (en) * | 1997-02-14 | 1998-08-25 | Hitachi Ltd | Semiconductor device and fabrication thereof |
US6143396A (en) * | 1997-05-01 | 2000-11-07 | Texas Instruments Incorporated | System and method for reinforcing a bond pad |
US6045435A (en) * | 1997-08-04 | 2000-04-04 | Motorola, Inc. | Low selectivity chemical mechanical polishing (CMP) process for use on integrated circuit metal interconnects |
US5880007A (en) * | 1997-09-30 | 1999-03-09 | Siemens Aktiengesellschaft | Planarization of a non-conformal device layer in semiconductor fabrication |
US6103625A (en) * | 1997-12-31 | 2000-08-15 | Intel Corporation | Use of a polish stop layer in the formation of metal structures |
US6184141B1 (en) * | 1998-11-24 | 2001-02-06 | Advanced Micro Devices, Inc. | Method for multiple phase polishing of a conductive layer in a semidonductor wafer |
JP2000208443A (en) * | 1999-01-13 | 2000-07-28 | Sony Corp | Method and apparatus for manufacturing electronic device |
US6156660A (en) * | 1999-02-05 | 2000-12-05 | Taiwan Semiconductor Manufacturing Company | Method of planarization using dummy leads |
US6204149B1 (en) * | 1999-05-26 | 2001-03-20 | Micron Technology, Inc. | Methods of forming polished material and methods of forming isolation regions |
US6198170B1 (en) * | 1999-12-16 | 2001-03-06 | Conexant Systems, Inc. | Bonding pad and support structure and method for their fabrication |
Cited By (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7042100B2 (en) * | 1998-01-23 | 2006-05-09 | Rohm Co., Ltd | Damascene interconnection and semiconductor device |
US20050156332A1 (en) * | 1998-01-23 | 2005-07-21 | Koji Yamamoto | Damascene interconnection and semiconductor device |
US20060054954A1 (en) * | 2004-09-08 | 2006-03-16 | Stmicroelectronics S.R.I. | Lateral MOS device with minimization of parasitic elements |
US7763936B2 (en) * | 2004-09-08 | 2010-07-27 | Stmicroelectronics, S.R.L. | Lateral MOS device with minimization of parasitic elements |
US8569876B2 (en) | 2006-11-22 | 2013-10-29 | Tessera, Inc. | Packaged semiconductor chips with array |
US20080116544A1 (en) * | 2006-11-22 | 2008-05-22 | Tessera, Inc. | Packaged semiconductor chips with array |
US9070678B2 (en) | 2006-11-22 | 2015-06-30 | Tessera, Inc. | Packaged semiconductor chips with array |
US9548254B2 (en) | 2006-11-22 | 2017-01-17 | Tessera, Inc. | Packaged semiconductor chips with array |
US20110012259A1 (en) * | 2006-11-22 | 2011-01-20 | Tessera, Inc. | Packaged semiconductor chips |
US8704347B2 (en) | 2006-11-22 | 2014-04-22 | Tessera, Inc. | Packaged semiconductor chips |
US8653644B2 (en) | 2006-11-22 | 2014-02-18 | Tessera, Inc. | Packaged semiconductor chips with array |
US8735205B2 (en) | 2007-03-05 | 2014-05-27 | Invensas Corporation | Chips having rear contacts connected by through vias to front contacts |
US8405196B2 (en) | 2007-03-05 | 2013-03-26 | DigitalOptics Corporation Europe Limited | Chips having rear contacts connected by through vias to front contacts |
US20080246136A1 (en) * | 2007-03-05 | 2008-10-09 | Tessera, Inc. | Chips having rear contacts connected by through vias to front contacts |
US20100225006A1 (en) * | 2007-03-05 | 2010-09-09 | Tessera, Inc. | Chips having rear contacts connected by through vias to front contacts |
US8310036B2 (en) | 2007-03-05 | 2012-11-13 | DigitalOptics Corporation Europe Limited | Chips having rear contacts connected by through vias to front contacts |
US8735287B2 (en) | 2007-07-31 | 2014-05-27 | Invensas Corp. | Semiconductor packaging process using through silicon vias |
US9640437B2 (en) | 2010-07-23 | 2017-05-02 | Tessera, Inc. | Methods of forming semiconductor elements using micro-abrasive particle stream |
US8791575B2 (en) | 2010-07-23 | 2014-07-29 | Tessera, Inc. | Microelectronic elements having metallic pads overlying vias |
US8796135B2 (en) | 2010-07-23 | 2014-08-05 | Tessera, Inc. | Microelectronic elements with rear contacts connected with via first or via middle structures |
US9847277B2 (en) | 2010-09-17 | 2017-12-19 | Tessera, Inc. | Staged via formation from both sides of chip |
US9355948B2 (en) | 2010-09-17 | 2016-05-31 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US8610259B2 (en) | 2010-09-17 | 2013-12-17 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US8809190B2 (en) | 2010-09-17 | 2014-08-19 | Tessera, Inc. | Multi-function and shielded 3D interconnects |
US9362203B2 (en) | 2010-09-17 | 2016-06-07 | Tessera, Inc. | Staged via formation from both sides of chip |
US8847380B2 (en) | 2010-09-17 | 2014-09-30 | Tessera, Inc. | Staged via formation from both sides of chip |
US10354942B2 (en) | 2010-09-17 | 2019-07-16 | Tessera, Inc. | Staged via formation from both sides of chip |
US8432045B2 (en) * | 2010-11-15 | 2013-04-30 | Tessera, Inc. | Conductive pads defined by embedded traces |
US20120119367A1 (en) * | 2010-11-15 | 2012-05-17 | Tessera Research Llc | Conductive pads defined by embedded traces |
US8772908B2 (en) | 2010-11-15 | 2014-07-08 | Tessera, Inc. | Conductive pads defined by embedded traces |
US8736066B2 (en) | 2010-12-02 | 2014-05-27 | Tessera, Inc. | Stacked microelectronic assemby with TSVS formed in stages and carrier above chip |
US9269692B2 (en) | 2010-12-02 | 2016-02-23 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages and carrier above chip |
US9099296B2 (en) | 2010-12-02 | 2015-08-04 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages with plural active chips |
US9368476B2 (en) | 2010-12-02 | 2016-06-14 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
US9620437B2 (en) | 2010-12-02 | 2017-04-11 | Tessera, Inc. | Stacked microelectronic assembly with TSVS formed in stages and carrier above chip |
US8637968B2 (en) | 2010-12-02 | 2014-01-28 | Tessera, Inc. | Stacked microelectronic assembly having interposer connecting active chips |
US8587126B2 (en) | 2010-12-02 | 2013-11-19 | Tessera, Inc. | Stacked microelectronic assembly with TSVs formed in stages with plural active chips |
US9224649B2 (en) | 2010-12-08 | 2015-12-29 | Tessera, Inc. | Compliant interconnects in wafers |
US8796828B2 (en) | 2010-12-08 | 2014-08-05 | Tessera, Inc. | Compliant interconnects in wafers |
US8610264B2 (en) | 2010-12-08 | 2013-12-17 | Tessera, Inc. | Compliant interconnects in wafers |
US8841675B2 (en) | 2011-09-23 | 2014-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Minute transistor |
US9536994B2 (en) | 2011-09-23 | 2017-01-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device and semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
TW410392B (en) | 2000-11-01 |
US7042100B2 (en) | 2006-05-09 |
US20050156332A1 (en) | 2005-07-21 |
JP4651815B2 (en) | 2011-03-16 |
WO1999038204A1 (en) | 1999-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7042100B2 (en) | Damascene interconnection and semiconductor device | |
KR0133483B1 (en) | Polishstop planarization structure | |
US5923993A (en) | Method for fabricating dishing free shallow isolation trenches | |
US6756624B2 (en) | Encapsulated metal structures for semiconductor devices and MIM capacitors including the same | |
KR100268210B1 (en) | Process for reducing pattern factor effects in cmp planarization | |
US6017803A (en) | Method to prevent dishing in chemical mechanical polishing | |
US6103625A (en) | Use of a polish stop layer in the formation of metal structures | |
JPH10178096A (en) | Method for manufacturing aluminum contact | |
US6251789B1 (en) | Selective slurries for the formation of conductive structures | |
KR100296608B1 (en) | Improvements to the chemical-mechanical polishing of semiconductor wafers | |
US6376378B1 (en) | Polishing apparatus and method for forming an integrated circuit | |
EP0305691B1 (en) | Method of forming a plurality of conductive studs within an insulator layer | |
US7156726B1 (en) | Polishing apparatus and method for forming an integrated circuit | |
US6281134B1 (en) | Method for combining logic circuit and capacitor | |
US6294471B1 (en) | Method of eliminating dishing effect in polishing of dielectric film | |
KR100351058B1 (en) | A metal wiring line in a semiconductor device and method for manufacturing the same | |
US6977216B2 (en) | Method for forming metal wire in semiconductor device | |
US6566249B1 (en) | Planarized semiconductor interconnect topography and method for polishing a metal layer to form wide interconnect structures | |
JPH1154508A (en) | Semiconductor device and manufacture thereof | |
US6309961B1 (en) | Method of forming damascene wiring in a semiconductor device | |
US6248660B1 (en) | Method for forming metallic plug | |
JP4110776B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
KR100574912B1 (en) | Meta wiring structure body protecting metal bridge due to scratch by chemical mechanical polishing on insulating layer, for semiconductor device &manufacturing method thereof | |
US20020173140A1 (en) | Conductor chemical-mechanical polishing in integrated circuit interconnects | |
CN114551336A (en) | Method for manufacturing semiconductor structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ROHM CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMAMOTO, KOJI;KUMAMOTO, NOBUHISA;MATSUMOTO, MUNEYUKI;REEL/FRAME:010990/0801 Effective date: 20000718 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |