US6972747B2 - Method for compensating a perturbed capacitive circuit and application to matrix display device - Google Patents

Method for compensating a perturbed capacitive circuit and application to matrix display device Download PDF

Info

Publication number
US6972747B2
US6972747B2 US10/204,313 US20431302A US6972747B2 US 6972747 B2 US6972747 B2 US 6972747B2 US 20431302 A US20431302 A US 20431302A US 6972747 B2 US6972747 B2 US 6972747B2
Authority
US
United States
Prior art keywords
compensation
rows
column
conductor
impedance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime, expires
Application number
US10/204,313
Other versions
US20030030630A1 (en
Inventor
Jean-Marc Bayot
Hugues Lebrun
Original Assignee
Thales Avionics LCD SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thales Avionics LCD SA filed Critical Thales Avionics LCD SA
Assigned to THALES AVIONICS LCD S.A. reassignment THALES AVIONICS LCD S.A. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BAYOT, JEAN-MARC, LEBRUN, HUGUES
Publication of US20030030630A1 publication Critical patent/US20030030630A1/en
Application granted granted Critical
Publication of US6972747B2 publication Critical patent/US6972747B2/en
Assigned to THOMSON LICENSING reassignment THOMSON LICENSING ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: THALES AVIONICS LCD
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/043—Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors

Definitions

  • the present invention relates to an improvement to the process for compensating a disturbed capacitive circuit. It relates more especially to a process for compensating for the capacitive disturbances in a matrix display screen.
  • the present invention also relates to the application of this process to matrix display screens, more especially to display screens of the active matrix type. It therefore relates to a device for compensation of potential for a display screen controlled by an array of electrodes disposed in rows and columns. It is more especially involved with active matrix liquid crystal screens, but other screens of the same type may also be used such as LCOS screens or screens operating on the same principle.
  • the present invention will be described while referring to a display screen of the active matrix LCD or liquid crystal screen type. However, it may also be applied to any disturbed capacitive system which requires compensation, the latter being carried out without appending any specific measurement line, but by using a conductor plane such as the counter electrode of an active matrix LCD screen, already present by design in the capacitive system.
  • a display screen of the active matrix liquid crystal screen type the latter consists, in a known manner, of a set of parallel rows and of a set of parallel columns disposed perpendicularly to one another to which are linked image-elements or pixels by way of a switching means such as a TFT transistor.
  • This type of screen can operate sequentially, the rows being activated one after another while the data are displayed on the columns or vice versa.
  • the control circuit for the rows imposes a first selection potential on the chosen row, the other rows being taken to a reference potential. For a part of the duration corresponding to the row control, a potential dependent on the data to be displayed is imposed on all the columns by the column control circuits.
  • This input 3 is also linked by way of a second impedance, namely the resistor R 2 , to the output 5 of the operational amplifier.
  • the second input namely the positive input 4
  • the point B is linked to the compensation bus across the compensation capacitor C 1 whose value is equal to the sum of the capacitors linking the additional bus or buses to each row of the matrix array.
  • the output 5 of the operational amplifier 2 is modified in such a way as to bring the row voltage down to a value equal to the reference voltage therefore making it possible to compensate for the imbalance with the same bus.
  • the above circuit is a negative-impedance compensator. It converts any current in the compensation capacitor C 1 into a reverse voltage variation in this same capacitor.
  • This type of circuit is very sensitive to the leakage currents in the row control circuits and to the currents emanating from the capacitors of the compensation bus upon the application of other screen control signals. Therefore, the circuit described above starts oscillating when the compensation voltage becomes too large.
  • the aim of the present invention is to remedy the abovementioned drawbacks by proposing a novel process for compensating a capacitively disturbed circuit as well as a novel circuit for implementing the process.
  • the subject of the present invention is a process for compensating for the capacitive disturbances in a display screen comprising an array of electrodes disposed matrix-wise in rows lj (j varying from 1 to m) and columns ci (i varying from 1 to n), the electrodes being linked to image-elements or pixels, a coupling capacitor being associated with each row/column crossover, a conductor plane with a reference voltage forming capacitive elements together with the image-elements and having by design a nonzero capacitance with the set of columns, a row-control circuit and a column-control circuit and at least one compensation conductor bus crossing the set of rows, said process being characterized by the following steps:
  • the measurement of the current is carried out by a first impedance in series with the conductor plane and the integration of the current is carried out by an integrator circuit arranged in parallel with the first impedance.
  • the integrator circuit is constituted by an operational amplifier and a negative feedback circuit consisting of a capacitor arranged between the output terminal and one of the input terminals of the operational amplifier.
  • the negative feedback circuit can consist of a capacitor and a parallel impedance, thereby limiting the gain of the integrator at high frequencies.
  • a second impedance is arranged in series between said input terminal of the operational amplifier and a terminal of the first impedance, this second impedance possibly being variable.
  • a third impedance can be connected between the other terminal of the first impedance and the second input terminal of the operational amplifier.
  • This third impedance can also be variable.
  • the present invention also relates to a display screen comprising an array of electrodes disposed matrix-wise in rows Lj (j varying from 1 to m) and columns Ci (i varying from 1 to n), the electrodes being linked to image-elements or pixels, a coupling capacitor being associated with each row/column crossover, a conductor plane with a reference voltage forming capacitive elements together with the image-elements and having by design a nonzero capacitance with the set of columns, row- and column-control circuits and at least one compensation conductor bus crossing the set of rows, the conductor plane and the conductor bus being connected to a circuit for compensating for the disturbances due to the row/column capacitive coupling implementing the above process.
  • the display screen is an active matrix liquid crystal screen or LCOS screen or any display screen of similar type.
  • the conductor plane with a reference voltage is constituted by the counter electrode of the display screen.
  • FIG. 1 already described represents a compensation circuit according to the prior art
  • FIG. 2 diagrammatically represents a liquid crystal display screen of the active matrix type to which the present invention may be applied
  • FIG. 3 represents a compensation circuit in accordance with the present invention
  • FIG. 4 represents a variant of the compensation circuit in accordance with the present invention.
  • FIG. 5 represents measurements of voltage across the terminals of the measurement resistor and on the compensation bus which are performed on a XGA screen.
  • a matrix array display screen more especially a liquid crystal screen furnished with a compensation bus making it possible to implement the present invention will be described with reference to FIG. 2 .
  • This display screen consists of a matrix array of rows lj (j varying from 1 to m) and columns ci (i varying from 1 to m) disposed perpendicularly.
  • a control transistor T in general a thin film transistor or TFT which controls a pixel symbolized by a capacitor C.
  • one of the electrodes of the capacitor C consists of the pixel electrode while the other electrode consists of a counter electrode CE common to all the pixels.
  • the rows are connected to row control circuits (not represented) while the columns are connected to column control circuits (not represented).
  • the outputs of the row control circuits are not at low impedance, there are nonnegligible capacitive couplings represented by the capacitances Cij between the rows and the columns.
  • at least one additional bus or compensation bus e is provided.
  • This compensation bus e is embodied parallel to the columns ci and is coupled capacitively by capacitances referenced Ccomp to each of the rows lj of the screen.
  • the counter electrode which constitutes the reference electrode for the liquid crystal capacitor can be regarded as a voltage reference for the display screen.
  • each column has a nonzero capacitance with the counter electrode and the column charges or discharges this capacitor with each switching.
  • the variation in the voltage of the columns can therefore be deduced from the measurement of the current in the voltage reference plane, namely in the counter electrode.
  • the voltage switching at the level of the columns generates inrushes of current into the counter electrode and the integral of the current measured in the counter electrode is proportional to the voltage variation of the column during switching. This value may therefore be used to compensate for the disturbances due to the row/column coupling or CRC disturbances.
  • This circuit essentially comprises a means of measuring the current flowing around the counter electrode upon the application of a voltage to the columns of an LCD screen and a means making it possible to integrate the current measured in such a way as to obtain a compensation voltage to be applied to the rows by way of the compensation bus.
  • the means for measuring the current consists of an impedance, namely the resistor Rm arranged in series with the counter electrode of the active matrix liquid crystal screen. This resistor Rm is connected, at the level of the terminal A, to the circuit for controlling the counter electrode signal which makes it possible to apply a reference voltage to the counter electrode.
  • the integration circuit consists in a known manner of an operational amplifier IC 1 whose output is connected by way of a capacitor Cint to one of the inputs, namely the—input of the amplifier IC 1 .
  • a resistor Rint is arranged in series with the—input of the operational amplifier IC 1 .
  • the resistor Rm for measuring the current flowing in the counter electrode is arranged between the + terminal of the amplifier IC 1 and the terminal of the resistor Rint which is not connected to the—input of the amplifier IC 1 .
  • the resistor Rm is therefore arranged in series between the circuit for controlling the counter electrode signal and the counter electrode of the liquid crystal screen.
  • the potential difference across the terminals of the resistor Rm is proportional to the current which passes through the counter electrode.
  • This current is integrated by the operational amplifier IC 1 and the capacitor Cint and gives as output a voltage Vcomp which is proportional to the compensation voltage.
  • This voltage Vcomp is applied to the rows of the screen by way of the compensation capacitors Ccomp.
  • the resistor Rint is a variable resistor making it possible to adjust the gain of the integrator.
  • the counter electrode can be replaced by a ground plane. In this case, the invention operates in an absolutely identical manner when the current is measured in said ground plane which then serves as reference for the storage capacitors of all the pixels if the columns have a nonzero capacitance with the ground plane.
  • the negative feedback circuit arranged between the output and the—input of the operational amplifier is constituted by a filter formed of the capacitor Cint and of a resistor R arranged in parallel.
  • This structure limits the gain of the integrator at high frequencies.
  • a resistor R′ variable or otherwise, is arranged between the + terminal of the operational amplifier and the terminal A. The other elements are identical.
  • the circuit described above does not oscillate as represented by the curves of FIG. 5 in which the curve I represents the voltage measurement across the terminals of the resistor Rm and the curve O represents the voltage on the compensation bus as a function of time.
  • the measurements were made on an XGA screen exhibiting a demultiplexing factor of 5, on which at the start of each row, the column voltage is precharged to a reference voltage, this explaining the spike observed in the curves.
  • the present invention applies not only to display screens of the type with integrated control devices, comprising in particular high-impedance row control circuits, but it can also apply to display screens with external control circuits.
  • the measurement of the current is performed on the voltage for turning off the rows at the input of the external control circuits.
  • the output of the operational amplifier arranged as an integrator is linked to the compensation bus “e” of FIG. 2 .
  • the present invention may be applied to all types of active matrix display screens, of the type comprising a conductor plane similar to the counter electrode of an LCD screen. It may be applied not only to active matrix liquid crystal screens of the type described above but also to LCOS screens, whatever technology is used for embodying the transistors, namely amorphous silicon, low-temperature polycrystalline silicon, high-temperature polycrystalline silicon or crystalline silicon.

Abstract

A process for compensating a circuit including at least one first conductor with a specified potential, at least one second conductor generating disturbances on the first conductor by capacitive coupling, and a first bus with a reference voltage, coupled capacitively to the first conductor. The process includes the following steps: measuring of the current flowing on the first bus upon the application of a voltage to the second conductor; integrating a measured current to obtain a compensation voltage to be applied to the first conductor; and applying the compensation voltage to at least one of the rows via the compensation conductor bus, the compensation bus coupled capacitively to the rows.

Description

BACKGROUND OF THE INVENTION
The present invention relates to an improvement to the process for compensating a disturbed capacitive circuit. It relates more especially to a process for compensating for the capacitive disturbances in a matrix display screen.
The present invention also relates to the application of this process to matrix display screens, more especially to display screens of the active matrix type. It therefore relates to a device for compensation of potential for a display screen controlled by an array of electrodes disposed in rows and columns. It is more especially involved with active matrix liquid crystal screens, but other screens of the same type may also be used such as LCOS screens or screens operating on the same principle.
To facilitate the description, the present invention will be described while referring to a display screen of the active matrix LCD or liquid crystal screen type. However, it may also be applied to any disturbed capacitive system which requires compensation, the latter being carried out without appending any specific measurement line, but by using a conductor plane such as the counter electrode of an active matrix LCD screen, already present by design in the capacitive system.
In the case of a display screen of the active matrix liquid crystal screen type, the latter consists, in a known manner, of a set of parallel rows and of a set of parallel columns disposed perpendicularly to one another to which are linked image-elements or pixels by way of a switching means such as a TFT transistor. This type of screen can operate sequentially, the rows being activated one after another while the data are displayed on the columns or vice versa. In the case of row by row sequential operation, the control circuit for the rows imposes a first selection potential on the chosen row, the other rows being taken to a reference potential. For a part of the duration corresponding to the row control, a potential dependent on the data to be displayed is imposed on all the columns by the column control circuits. Therefore, all the column control circuits change state simultaneously. These simultaneous changes of state therefore produce a capacitive coupling between rows and columns which is greater the larger the difference between the control impedance and the load impedance in favor of the latter. Now, this coupling referred to as column-row-column or CRC coupling causes variations in contrast from one column to another of the screen, if it is not compensated.
Thus, various solutions have been proposed for compensating the capacitive couplings existing between the rows and the columns of a matrix screen using row or column control devices, more especially those exhibiting a high or medium output impedance. A compensation circuit of this type is described for example in French patent application No. 94 05987 filed on 17 May 1994 in the name of THOMSON-LCD and published under No. 2 720 185. In this case, an additional electrode coupled capacitively by capacitors to each of the rows of the screen is used to carry out the compensation, and an additional line also coupled capacitively to the columns of the screen which it crosses is used to detect the compensation level to be introduced. In this case, two additional electrodes are required to carry out the measurement of the imbalance due to the capacitive coupling and the compensation of this imbalance.
To remedy this drawback, French patent application No. 97 06940 filed on 5 Jun. 1997 and published under No. 2 764 424 in the name of THOMSON-LCD has proposed the use of just a single additional electrode or bus to carry out both the measurement of the imbalance and the compensation of this imbalance. In this case, use is made of a circuit for compensating for the imbalances due to the row/column capacitive coupling during the control phases, whose input and output are coupled to said additional bus. As represented in FIG. 1, the compensation circuit used consists of an operational amplifier 2, one input of which, namely the negative input 3, is linked by way of an impedance, namely the resistor R1 in the embodiment represented, to a reference voltage Vref. This input 3 is also linked by way of a second impedance, namely the resistor R2, to the output 5 of the operational amplifier. Moreover, the second input, namely the positive input 4, is linked to the point B of connection to the additional compensation bus and it is also connected across a first capacitor C2 to the output 5 of the operational amplifier. On the other hand, the point B is connected to the compensation bus across the compensation capacitor C1 whose value is equal to the sum of the capacitors linking the additional bus or buses to each row of the matrix array. To detect the losses Vloss with the above arrangement, when the rows are disturbed capacitively by the columns, the output 5 of the operational amplifier 2 is modified in such a way as to bring the row voltage down to a value equal to the reference voltage therefore making it possible to compensate for the imbalance with the same bus.
The above circuit is a negative-impedance compensator. It converts any current in the compensation capacitor C1 into a reverse voltage variation in this same capacitor. This type of circuit is very sensitive to the leakage currents in the row control circuits and to the currents emanating from the capacitors of the compensation bus upon the application of other screen control signals. Therefore, the circuit described above starts oscillating when the compensation voltage becomes too large.
The aim of the present invention is to remedy the abovementioned drawbacks by proposing a novel process for compensating a capacitively disturbed circuit as well as a novel circuit for implementing the process.
BRIEF SUMMARY OF THE INVENTION
Thus, the subject of the present invention is a process for compensating for the capacitive disturbances in a display screen comprising an array of electrodes disposed matrix-wise in rows lj (j varying from 1 to m) and columns ci (i varying from 1 to n), the electrodes being linked to image-elements or pixels, a coupling capacitor being associated with each row/column crossover, a conductor plane with a reference voltage forming capacitive elements together with the image-elements and having by design a nonzero capacitance with the set of columns, a row-control circuit and a column-control circuit and at least one compensation conductor bus crossing the set of rows, said process being characterized by the following steps:
    • measurement of the current flowing in the conductor plane upon the application of a voltage to at least one column,
    • integration of the measured current so as to obtain a compensation voltage to be applied to at least one row by way of the compensation conductor bus coupled capacitively to the rows.
According to a preferred embodiment, the measurement of the current is carried out by a first impedance in series with the conductor plane and the integration of the current is carried out by an integrator circuit arranged in parallel with the first impedance. Preferably, the integrator circuit is constituted by an operational amplifier and a negative feedback circuit consisting of a capacitor arranged between the output terminal and one of the input terminals of the operational amplifier. According to a variant, the negative feedback circuit can consist of a capacitor and a parallel impedance, thereby limiting the gain of the integrator at high frequencies.
According to another characteristic, a second impedance is arranged in series between said input terminal of the operational amplifier and a terminal of the first impedance, this second impedance possibly being variable. A third impedance can be connected between the other terminal of the first impedance and the second input terminal of the operational amplifier.
This third impedance can also be variable.
The present invention also relates to a display screen comprising an array of electrodes disposed matrix-wise in rows Lj (j varying from 1 to m) and columns Ci (i varying from 1 to n), the electrodes being linked to image-elements or pixels, a coupling capacitor being associated with each row/column crossover, a conductor plane with a reference voltage forming capacitive elements together with the image-elements and having by design a nonzero capacitance with the set of columns, row- and column-control circuits and at least one compensation conductor bus crossing the set of rows, the conductor plane and the conductor bus being connected to a circuit for compensating for the disturbances due to the row/column capacitive coupling implementing the above process.
Preferably, the display screen is an active matrix liquid crystal screen or LCOS screen or any display screen of similar type. Moreover, the conductor plane with a reference voltage is constituted by the counter electrode of the display screen.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
Other characteristics and advantages of the present invention will become apparent on reading the description of a preferred embodiment, this description being given with reference to the appended drawings in which:
FIG. 1 already described represents a compensation circuit according to the prior art,
FIG. 2 diagrammatically represents a liquid crystal display screen of the active matrix type to which the present invention may be applied,
FIG. 3 represents a compensation circuit in accordance with the present invention,
FIG. 4 represents a variant of the compensation circuit in accordance with the present invention, and
FIG. 5 represents measurements of voltage across the terminals of the measurement resistor and on the compensation bus which are performed on a XGA screen.
 DETAILED DESCRIPTION OF THE INVENTION
A matrix array display screen, more especially a liquid crystal screen furnished with a compensation bus making it possible to implement the present invention will be described with reference to FIG. 2. This display screen consists of a matrix array of rows lj (j varying from 1 to m) and columns ci (i varying from 1 to m) disposed perpendicularly. At the crossover of each row and of each column is a control transistor T, in general a thin film transistor or TFT which controls a pixel symbolized by a capacitor C. In the case of a liquid crystal screen, one of the electrodes of the capacitor C consists of the pixel electrode while the other electrode consists of a counter electrode CE common to all the pixels. In a known manner, the rows are connected to row control circuits (not represented) while the columns are connected to column control circuits (not represented). As explained in the introduction, when the outputs of the row control circuits are not at low impedance, there are nonnegligible capacitive couplings represented by the capacitances Cij between the rows and the columns. Hence, to remedy this drawback and as represented in FIG. 2, at least one additional bus or compensation bus e is provided. This compensation bus e is embodied parallel to the columns ci and is coupled capacitively by capacitances referenced Ccomp to each of the rows lj of the screen.
In the circuit described above, the counter electrode which constitutes the reference electrode for the liquid crystal capacitor can be regarded as a voltage reference for the display screen. Now, each column has a nonzero capacitance with the counter electrode and the column charges or discharges this capacitor with each switching. In accordance with the present invention, the variation in the voltage of the columns can therefore be deduced from the measurement of the current in the voltage reference plane, namely in the counter electrode. Specifically, the voltage switching at the level of the columns generates inrushes of current into the counter electrode and the integral of the current measured in the counter electrode is proportional to the voltage variation of the column during switching. This value may therefore be used to compensate for the disturbances due to the row/column coupling or CRC disturbances.
A first circuit making it possible to carry out the compensation in accordance with the present invention will now be described with reference to FIG. 3. This circuit essentially comprises a means of measuring the current flowing around the counter electrode upon the application of a voltage to the columns of an LCD screen and a means making it possible to integrate the current measured in such a way as to obtain a compensation voltage to be applied to the rows by way of the compensation bus. The means for measuring the current consists of an impedance, namely the resistor Rm arranged in series with the counter electrode of the active matrix liquid crystal screen. This resistor Rm is connected, at the level of the terminal A, to the circuit for controlling the counter electrode signal which makes it possible to apply a reference voltage to the counter electrode. The integration circuit consists in a known manner of an operational amplifier IC1 whose output is connected by way of a capacitor Cint to one of the inputs, namely the—input of the amplifier IC1. On the other hand, a resistor Rint is arranged in series with the—input of the operational amplifier IC1. The resistor Rm for measuring the current flowing in the counter electrode is arranged between the + terminal of the amplifier IC1 and the terminal of the resistor Rint which is not connected to the—input of the amplifier IC1. The resistor Rm is therefore arranged in series between the circuit for controlling the counter electrode signal and the counter electrode of the liquid crystal screen. With the circuit described above, the potential difference across the terminals of the resistor Rm is proportional to the current which passes through the counter electrode. This current is integrated by the operational amplifier IC1 and the capacitor Cint and gives as output a voltage Vcomp which is proportional to the compensation voltage. This voltage Vcomp is applied to the rows of the screen by way of the compensation capacitors Ccomp. Preferably, to obtain a suitable compensation voltage, the resistor Rint is a variable resistor making it possible to adjust the gain of the integrator. According to a variant embodiment, the counter electrode can be replaced by a ground plane. In this case, the invention operates in an absolutely identical manner when the current is measured in said ground plane which then serves as reference for the storage capacitors of all the pixels if the columns have a nonzero capacitance with the ground plane.
Represented in FIG. 4 is a variant embodiment of the circuit. In this case, the negative feedback circuit arranged between the output and the—input of the operational amplifier is constituted by a filter formed of the capacitor Cint and of a resistor R arranged in parallel. This structure limits the gain of the integrator at high frequencies. Moreover, a resistor R′, variable or otherwise, is arranged between the + terminal of the operational amplifier and the terminal A. The other elements are identical.
The circuit described above does not oscillate as represented by the curves of FIG. 5 in which the curve I represents the voltage measurement across the terminals of the resistor Rm and the curve O represents the voltage on the compensation bus as a function of time. The measurements were made on an XGA screen exhibiting a demultiplexing factor of 5, on which at the start of each row, the column voltage is precharged to a reference voltage, this explaining the spike observed in the curves.
The present invention applies not only to display screens of the type with integrated control devices, comprising in particular high-impedance row control circuits, but it can also apply to display screens with external control circuits. In this case, the measurement of the current is performed on the voltage for turning off the rows at the input of the external control circuits. The output of the operational amplifier arranged as an integrator is linked to the compensation bus “e” of FIG. 2.
It is obvious to the person skilled in the art that the present invention may be applied to all types of active matrix display screens, of the type comprising a conductor plane similar to the counter electrode of an LCD screen. It may be applied not only to active matrix liquid crystal screens of the type described above but also to LCOS screens, whatever technology is used for embodying the transistors, namely amorphous silicon, low-temperature polycrystalline silicon, high-temperature polycrystalline silicon or crystalline silicon.

Claims (9)

1. A process for compensating for capacitive disturbances in a display screen including an array of electrodes disposed matrix-wise in rows lj, j varying from 1 to m, and columns ci, i varying from 1 to n, the array of electrodes being linked to image-elements, a coupling capacitor being associated with each row/column crossover, a conductor plane with a reference voltage forming capacitive elements together with the image-elements and having by design a nonzero capacitance with the columns, a row-control circuit and a column-control circuit and at least one compensation conductor bus crossing the rows, the process comprising:
measuring current flowing in the conductor plane upon application of a voltage to at least one column;
integrating the measured current to obtain a compensation voltage; and
applying the compensation voltage to at least one of the rows via the compensation conductor bus, the compensation conductor bus being coupled capacitively to the rows,
wherein the measuring the current is carried out by a first impedance in series with the conductor plane and the integrating the current is carried out by an integrator circuit arranged in parallel with the first impedance, and
wherein the integrator circuit is constituted by an operational amplifier and a filter formed of a capacitor and of a resistor in parallel, and which is arranged between the output terminal and one of the input terminals of the operational amplifier.
2. A process for compensating for capacitive disturbances in a display screen including an array of electrodes disposed matrix-wise in rows lj, j varying from 1 to m, and columns ci, i varying from 1 to n, the array of electrodes being linked to image-elements, a coupling capacitor being associated with each row/column crossover, a conductor plane with a reference voltage forming capacitive elements together with the image-elements and having by design a nonzero capacitance with the columns, a row-control circuit and a column-control circuit and at least one compensation conductor bus crossing the rows, the process comprising:
measuring current flowing in the conductor plane upon application of a voltage to at least one column;
integrating the measured current to obtain a compensation voltage; and
applying the compensation voltage to at least one of the rows via the compensation conductor bus, the compensation conductor bus being coupled capacitively to the rows,
wherein the measuring the current is carried out by a first impedance in series with the conductor plane and the integrating the current is carried out by an integrator circuit arranged in parallel with the first impedance, and
wherein the integrator circuit is constituted by an operational amplifier and a capacitor arranged between an output terminal and one of input terminals of the operational amplifier.
3. The process as claimed in claim 2, wherein a second impedance is arranged in series between the input terminal of the operational amplifier and a terminal of the first impedance.
4. The process as claimed in claim 3, wherein a third impedance is arranged in series between another input terminal of the operational amplifier and another terminal of the first impedance.
5. A process for compensating for capacitive disturbances in a display screen including an array of electrodes disposed matrix-wise in rows lj, j varying from 1 to m, and columns ci, i varying from 1 to n, the array of electrodes being linked to image-elements, a coupling capacitor being associated with each row/column crossover, a conductor plane with a reference voltage forming capacitive elements together with the image-elements and having by design a nonzero capacitance with the columns, a row-control circuit and a column-control circuit and at least one compensation conductor bus crossing the rows, the process comprising:
measuring current flowing in the conductor plane upon application of a voltage to at least one column;
integrating the measured current to obtain a compensation voltage;
applying the compensation voltage to at least one of the rows via the compensation conductor bus, the compensation conductor bus being coupled capacitively to the rows; and
wherein the integrating the current is carried out by an integrator circuit arranged in parallel with a first impedance.
6. The process as claimed in claim 5, wherein the measuring the current is carried out by a first impedance in series with the conductor plane.
7. A display screen comprising:
an array of electrodes disposed matrix-wise in rows lj, j varying from 1 to m, and columns ci, i varying from 1 to n, the electrodes being linked to image-elements, a coupling capacitor being associated with each row/column crossover, a conductor plane with a reference voltage forming capacitive elements together with the image-elements and having by design a nonzero capacitance with the columns, a row-control circuit and a column-control circuit and at least one compensation conductor bus crossing the rows,
wherein the conductor plane and the compensation conductor bus are connected to a circuit for compensating for disturbances due to the row/column capacitive couplings implementing the process according to claim 5.
8. The display screen as claimed in claim 7, further comprising an active matrix liquid crystal screen or LCOS screen.
9. The display screen as claimed in claim 7, wherein the conductor plane with a reference voltage is constituted by a counter electrode.
US10/204,313 2000-02-25 2001-02-23 Method for compensating a perturbed capacitive circuit and application to matrix display device Expired - Lifetime US6972747B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR0002410 2000-02-25
FR0002410A FR2805650B1 (en) 2000-02-25 2000-02-25 METHOD FOR COMPENSATION OF A CAPACITIVE CIRCUIT PERTURBE AND APPLICATION TO MATRIX VISUALIZATION SCREENS
PCT/FR2001/000539 WO2001065532A1 (en) 2000-02-25 2001-02-23 Method for compensating a perturbed capacitive circuit and application to matrix display device

Publications (2)

Publication Number Publication Date
US20030030630A1 US20030030630A1 (en) 2003-02-13
US6972747B2 true US6972747B2 (en) 2005-12-06

Family

ID=8847418

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/204,313 Expired - Lifetime US6972747B2 (en) 2000-02-25 2001-02-23 Method for compensating a perturbed capacitive circuit and application to matrix display device

Country Status (8)

Country Link
US (1) US6972747B2 (en)
EP (1) EP1257995B1 (en)
JP (1) JP4789385B2 (en)
KR (1) KR100784747B1 (en)
AU (1) AU2001237487A1 (en)
DE (1) DE60141888D1 (en)
FR (1) FR2805650B1 (en)
WO (1) WO2001065532A1 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070252780A1 (en) * 2004-07-13 2007-11-01 Thales Liquid-Crystal Matrix Display
US20080013228A1 (en) * 2006-07-14 2008-01-17 Conero Ronald S Reversible Optical Shutter Driver
US20080231556A1 (en) * 2007-03-16 2008-09-25 Thales Active matrix of an organic light-emitting diode display screen
US20100134523A1 (en) * 2005-08-12 2010-06-03 Thales Sequential colour matrix display and addressing method
US20110134107A1 (en) * 2008-08-08 2011-06-09 Thales Field-effect transistor shift register
US8184974B2 (en) 2006-09-11 2012-05-22 Lumexis Corporation Fiber-to-the-seat (FTTS) fiber distribution system
US8416698B2 (en) 2009-08-20 2013-04-09 Lumexis Corporation Serial networking fiber optic inflight entertainment system network configuration
US8424045B2 (en) 2009-08-14 2013-04-16 Lumexis Corporation Video display unit docking assembly for fiber-to-the-screen inflight entertainment system
US8659990B2 (en) 2009-08-06 2014-02-25 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US20220208126A1 (en) * 2020-12-29 2022-06-30 Lg Display Co., Ltd. Light Emitting Display Device and Method of Driving the Same

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010091078A (en) * 2000-03-13 2001-10-23 윤종용 apparatus for driving a flat panel display
GB2462646B (en) * 2008-08-15 2011-05-11 Cambridge Display Tech Ltd Active matrix displays
CN102881269B (en) * 2012-09-19 2015-04-15 深圳市华星光电技术有限公司 Driving circuit capable of reducing integrated circuit (IC) malfunction and liquid crystal display panel
TWI522718B (en) 2014-07-31 2016-02-21 友達光電股份有限公司 Pixel array
US10170072B2 (en) * 2015-09-21 2019-01-01 Apple Inc. Gate line layout configuration
US10490122B2 (en) 2016-02-29 2019-11-26 Samsung Display Co., Ltd. Display device
US10354578B2 (en) * 2016-04-15 2019-07-16 Samsung Display Co., Ltd. Display device
KR20170119270A (en) 2016-04-15 2017-10-26 삼성디스플레이 주식회사 Display device
KR102605283B1 (en) 2016-06-30 2023-11-27 삼성디스플레이 주식회사 Display device
KR102613863B1 (en) 2016-09-22 2023-12-18 삼성디스플레이 주식회사 Display device
KR102611958B1 (en) 2016-09-23 2023-12-12 삼성디스플레이 주식회사 Display device
KR102559096B1 (en) 2016-11-29 2023-07-26 삼성디스플레이 주식회사 Display device
KR20180061568A (en) 2016-11-29 2018-06-08 삼성디스플레이 주식회사 Display device
KR20180096875A (en) 2017-02-21 2018-08-30 삼성디스플레이 주식회사 Display device
KR102417989B1 (en) 2017-05-23 2022-07-07 삼성디스플레이 주식회사 Display device

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2542896A1 (en) 1983-03-16 1984-09-21 Sintra Alcatel Sa Potential compensation device for a matrix-controlled visual display screen
US5600345A (en) * 1995-03-06 1997-02-04 Thomson Consumer Electronics, S.A. Amplifier with pixel voltage compensation for a display
US5606194A (en) 1992-06-26 1997-02-25 Thomson-Lcd Device for encapsulating and passivating a circuit for flat screens
US5841410A (en) * 1992-10-20 1998-11-24 Fujitsu Limited Active matrix liquid crystal display and method of driving the same
US6064713A (en) 1996-01-11 2000-05-16 Thomson Lcd Shift register using "MIS" transistors of like polarity
US6359967B1 (en) * 1998-11-25 2002-03-19 General Electric Company Method and apparatus for scan charge compensation in a digital detector
US6359608B1 (en) 1996-01-11 2002-03-19 Thomson Lcd Method and apparatus for driving flat screen displays using pixel precharging
US6611311B1 (en) * 1996-10-07 2003-08-26 Thomson-Lcd Active-matrix display screen

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06175618A (en) * 1992-12-04 1994-06-24 Asahi Glass Co Ltd Liquid crystal display device and its driving method
JPH07129128A (en) * 1993-11-05 1995-05-19 Toshiba Corp Liquid crystal display
FR2720185B1 (en) 1994-05-17 1996-07-05 Thomson Lcd Shift register using M.I.S. of the same polarity.
US5726678A (en) * 1995-03-06 1998-03-10 Thomson Consumer Electronics, S.A. Signal disturbance reduction arrangement for a liquid crystal display
JP3351660B2 (en) * 1995-07-05 2002-12-03 株式会社日立製作所 Liquid crystal display
FR2764424B1 (en) 1997-06-05 1999-07-09 Thomson Lcd COMPENSATION METHOD FOR A PERTURBED CAPACITIVE CIRCUIT AND APPLICATION TO MATRIX VISUALIZATION SCREENS

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2542896A1 (en) 1983-03-16 1984-09-21 Sintra Alcatel Sa Potential compensation device for a matrix-controlled visual display screen
US5606194A (en) 1992-06-26 1997-02-25 Thomson-Lcd Device for encapsulating and passivating a circuit for flat screens
US5841410A (en) * 1992-10-20 1998-11-24 Fujitsu Limited Active matrix liquid crystal display and method of driving the same
US5600345A (en) * 1995-03-06 1997-02-04 Thomson Consumer Electronics, S.A. Amplifier with pixel voltage compensation for a display
US6064713A (en) 1996-01-11 2000-05-16 Thomson Lcd Shift register using "MIS" transistors of like polarity
US6359608B1 (en) 1996-01-11 2002-03-19 Thomson Lcd Method and apparatus for driving flat screen displays using pixel precharging
US6611311B1 (en) * 1996-10-07 2003-08-26 Thomson-Lcd Active-matrix display screen
US6359967B1 (en) * 1998-11-25 2002-03-19 General Electric Company Method and apparatus for scan charge compensation in a digital detector

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8144101B2 (en) 2004-07-13 2012-03-27 Thales Liquid-crystal matrix display
US20070252780A1 (en) * 2004-07-13 2007-11-01 Thales Liquid-Crystal Matrix Display
US20100134523A1 (en) * 2005-08-12 2010-06-03 Thales Sequential colour matrix display and addressing method
US20080013228A1 (en) * 2006-07-14 2008-01-17 Conero Ronald S Reversible Optical Shutter Driver
US8184974B2 (en) 2006-09-11 2012-05-22 Lumexis Corporation Fiber-to-the-seat (FTTS) fiber distribution system
US8040299B2 (en) 2007-03-16 2011-10-18 Thales Active matrix of an organic light-emitting diode display screen
US20080231556A1 (en) * 2007-03-16 2008-09-25 Thales Active matrix of an organic light-emitting diode display screen
US20110134107A1 (en) * 2008-08-08 2011-06-09 Thales Field-effect transistor shift register
US8773345B2 (en) 2008-08-08 2014-07-08 Thales Field-effect transistor shift register
US9118547B2 (en) 2009-08-06 2015-08-25 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US8659990B2 (en) 2009-08-06 2014-02-25 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US9532082B2 (en) 2009-08-06 2016-12-27 Lumexis Corporation Serial networking fiber-to-the-seat inflight entertainment system
US8424045B2 (en) 2009-08-14 2013-04-16 Lumexis Corporation Video display unit docking assembly for fiber-to-the-screen inflight entertainment system
US8416698B2 (en) 2009-08-20 2013-04-09 Lumexis Corporation Serial networking fiber optic inflight entertainment system network configuration
US9344351B2 (en) 2009-08-20 2016-05-17 Lumexis Corporation Inflight entertainment system network configurations
US9036487B2 (en) 2009-08-20 2015-05-19 Lumexis Corporation Serial networking fiber optic inflight entertainment system network configuration
US20220208126A1 (en) * 2020-12-29 2022-06-30 Lg Display Co., Ltd. Light Emitting Display Device and Method of Driving the Same
US11817058B2 (en) * 2020-12-29 2023-11-14 Lg Display Co., Ltd. Light emitting display device and method of driving the same

Also Published As

Publication number Publication date
EP1257995B1 (en) 2010-04-21
FR2805650B1 (en) 2005-08-05
KR100784747B1 (en) 2007-12-13
JP2003528341A (en) 2003-09-24
AU2001237487A1 (en) 2001-09-12
DE60141888D1 (en) 2010-06-02
US20030030630A1 (en) 2003-02-13
JP4789385B2 (en) 2011-10-12
FR2805650A1 (en) 2001-08-31
WO2001065532A1 (en) 2001-09-07
EP1257995A1 (en) 2002-11-20
KR20030011072A (en) 2003-02-06

Similar Documents

Publication Publication Date Title
US6972747B2 (en) Method for compensating a perturbed capacitive circuit and application to matrix display device
US5831605A (en) Liquid crystal display device with stabilized common potential
KR100495759B1 (en) Common electrode voltage driving circuit for a liquid crystal display
JP4860878B2 (en) Twisted nematic liquid crystal display with temperature compensation means for operating voltage
TWI354968B (en) Liquid crystal display and display panel thereof
US8427436B2 (en) Touch sensor using capacitance detection and liquid crystal display having the same
KR100312082B1 (en) Electronic device with thin film circuit elements
JPH0635414A (en) Active matrix type liquid crystal display device and its driving method
US20080122812A1 (en) Direct current to direct current converting circuit, display apparatus having the same and method of driving the direct current to direct current converting circuit
US20020130827A1 (en) Device for controlling a matrix display cell
KR100391728B1 (en) Video display device
JP2001022326A (en) Liquid crystal display device
US6252566B1 (en) Compensation process for a disturbed capacitive circuit and application to matrix display screens
KR19980701603A (en) Active matrix display device
JPH06138841A (en) Active matrix flat display
EP0434627A2 (en) Balanced drive symmetric MIM diode configuration for liquid crystal displays and method of operating same
US6323848B1 (en) Liquid crystal display driving semiconductor device
JP3294057B2 (en) Signal amplifier, signal line drive circuit, and image display device
US6335715B1 (en) Circuit for preventing rush current in liquid crystal display
JP4040168B2 (en) Liquid crystal display
TW200428346A (en) Active matrix liquid crystal display devices
JP2000112444A (en) Liquid crystal driving device
JP2753232B2 (en) Liquid crystal display
JP2006509255A (en) Integrated circuit arrangements, integrated circuits, matrix arrays of circuits and electronic devices
JP3191898B2 (en) Inspection method for thin film transistor array

Legal Events

Date Code Title Description
AS Assignment

Owner name: THALES AVIONICS LCD S.A., FRANCE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BAYOT, JEAN-MARC;LEBRUN, HUGUES;REEL/FRAME:013273/0784

Effective date: 20020626

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: THOMSON LICENSING, FRANCE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:THALES AVIONICS LCD;REEL/FRAME:043525/0980

Effective date: 20140219