US7075951B1 - Method and apparatus for the operation of a storage unit in a network element - Google Patents
Method and apparatus for the operation of a storage unit in a network element Download PDFInfo
- Publication number
- US7075951B1 US7075951B1 US10/102,461 US10246102A US7075951B1 US 7075951 B1 US7075951 B1 US 7075951B1 US 10246102 A US10246102 A US 10246102A US 7075951 B1 US7075951 B1 US 7075951B1
- Authority
- US
- United States
- Prior art keywords
- data
- unit
- signal
- data signal
- fifo
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/08—Intermediate station arrangements, e.g. for branching, for tapping-off
- H04J3/085—Intermediate station arrangements, e.g. for branching, for tapping-off for ring networks, e.g. SDH/SONET rings, self-healing rings, meashed SDH/SONET networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
- H04J3/1611—Synchronous digital hierarchy [SDH] or SONET
- H04J3/1617—Synchronous digital hierarchy [SDH] or SONET carrying packets or ATM cells
Definitions
- the invention relates to the field of communications. More specifically, the invention relates to the operation of a storage unit in a network element.
- TDM Time Division Multiplexing
- Asynchronous Transfer Mode (“ATM”)
- IP Internet Protocol
- IP Frame Relay
- PPP Point-to-Point Protocol
- SONET Synchronous Optical Network
- SDH Synchronous Digital Hierarchy
- Network elements are used to route or switch data of these different protocols across such high-speed networks.
- these network elements typically include a number of line cards that include a number of ports to receive and transmit this data of different standards and protocols.
- These line cards typically contain a number of circuits and memory for storing and provisioning of the transferred data.
- these network elements typically include a number of control cards that include a number of ports to receive and transmit data to the line cards. Data of different transfer rates, i.e., within different clock domains, may be transmitted through and among the various network elements.
- FIFOs first-in-first-out data registers
- a synchronous FIFO When storing and transferring data within one clock domain, a synchronous FIFO is used. When storing and transferring data between two clock domains, an asynchronous FIFO is used. An asynchronous FIFO stores the data and transmits the data in a different clock domain.
- an asynchronous FIFO is employed for the loading and unloading of data.
- Control circuitry containing flip-flops, pointers, double-sync logic, gray code conversion tables, etc. are used to provision the data through the FIFOs.
- a phase-locked loop is used to generate a clock by which a FIFO is unloaded, and generally consists of a frequency phase detector, a low-pass filter, and a voltage controlled crystal oscillator (“VCXO”). Specifically, a signal from the FIFO regarding its depth is transmitted to a phase-locked loop. The phase-locked loop generates a clock signal, which is then transmitted back to the FIFO, and is used by the FIFO as the clock by which the FIFO unloads.
- VCXO voltage controlled crystal oscillator
- the loop gradually adjusts the VCXO's outputted clock rate (i.e., speeds it up or slows it down) in an attempt to bring the depth of the FIFO to its mid-point without making abrupt changes in the clock signal rate or causing the depth to wander around the correct rate.
- the VCXO is slowed down (resulting in a slowing of the outputted clock signal) so that the FIFO unloads slower and thus, fills towards its mid-point; if the depth of the FIFO is above its mid-point, the VCXO is sped up (resulting in an increase in the rate of the outputted clock signal) so that the FIFO unloads faster and thus, empties towards its mid-point.
- the speed of the VCXO is adjusted in relation to the FIFO depth in order to remain at an operating speed that keeps the amount of data in the FIFO roughly equidistant from the extremes of the FIFO (i.e., underflowing (no data in the FIFO when data must be sent) and overflowing (FIFO is full and data is arriving faster than the data is sent)).
- the FIFO is at the midpoint of its depth range
- the VCXO is operating at the midpoint of its speed range, enabling both to adjust to FIFO depth increases or decreases.
- Phase-locked loops take time to adjust their operating speed. If they are permitted to follow the depth of the FIFO, inaccuracies of data arrival time would cause unacceptable irregularities in the resulting rate of the clock signal. Therefore, the response of the VCXO to error signals must be slowed. This slowing is performed by the low-pass filter.
- an apparatus includes a storage unit to store data from a data signal.
- the apparatus also includes control circuitry coupled to the storage unit. The control circuitry is to cause the storage of the data from the data signal into the storage unit at a nominal rate upon determining that the data signal includes a number of errors.
- a method in an embodiment, includes receiving a data signal. The method also includes determining the data signal includes a number of errors. Additionally, the method includes processing the data signal as if the data signal is independent of the number of errors and is operating at a nominal rate for the data signal. The processing is to include transmitting the data within the data signal into a first-in-first-out (FIFO) memory unit.
- FIFO first-in-first-out
- Embodiments of the invention may be best understood by referring to the following description and accompanying drawings that illustrate such embodiments.
- the numbering scheme for the Figures included herein are such that the leading number for a given element in a Figure is associated with the number of the Figure.
- system 100 can be located in FIG. 1 .
- element numbers are the same for those elements that are the same across different Figures.
- FIG. 1 is a block diagram illustrating a system that incorporates an embodiment of the invention.
- FIG. 2 is a block diagram illustrating portions of in-ring network elements 102 – 108 (hereinafter, “in-ring network element 102 ”), according to an embodiment of the invention.
- FIG. 3 is a block diagram illustrating portions of physical connection circuitry 210 a–d of line cards 202 a–d , according to an embodiment of the invention.
- FIG. 4 is a diagram illustrating one frame of mapped input data 306 , according to an embodiment of the invention.
- FIG. 5 illustrates a flow diagram for maintaining operations of a FIFO unit at a nominal rate, independent of whether the incoming data signal, whose data is to be stored in the FIFO unit, includes errors, according to an embodiment of the invention.
- Embodiments of the present invention are described in conjunction with the operation of storage units, such as FIFOs, within a network element. This is by way of example and not by way of limitation, as embodiments of the present invention can be incorporated into other operating environments. Moreover, as will be described, embodiments of the present invention enable the depth of a FIFO or other storage unit to remain at a depth associated with storing data from a signal operating at the nominal rate for such a signal, independent of whether the signal includes errors. Accordingly, embodiments of the invention reduce potentially wide fluctuations in the depth of a FIFO.
- FIFO depth-locked data
- embodiments of the invention enable a phase-locked loop to remain in lock, with a FIFO (that the loop is controlling) remaining approximately half-full, thereby precluding FIFO and clocking-rate excursions upon signal restoration due to an incorrect clocking rate from the VCXO of the phase-locked loop.
- FIGS. 2 and 3 show block diagrams of exemplary systems for operation of a storage unit, in accordance with embodiments of the invention.
- FIG. 5 shows a flow diagram illustrating operations for a storage unit, according to embodiments of the invention.
- the operations of the flow diagram will be described with references to the exemplary systems shown in the block diagrams. However, it should be understood that the operations of the flow diagram could be performed by embodiments of systems other than those discussed with reference to the block diagrams, and embodiments discussed with reference to the systems could perform operations different than those discussed with reference to the flow diagram.
- FIG. 1 is a block diagram illustrating a system that incorporates an embodiment of the invention.
- system 100 that includes network ring 114 , which is comprised of in-ring network element 102 , in-ring network element 104 , in-ring network element 106 , and in-ring network element 108 .
- System 100 also includes non-ring network element 110 , non-ring network element 111 , and non-ring network element 112 , which are coupled to network ring 114 through in-ring network element 102 , in-ring network element 104 , and in-ring network element 106 , respectively.
- non-ring network elements 110 – 112 can be routers, switches, bridges, or other types of network elements that switch data across a network.
- connection among in-ring network element 102 , in-ring network element 104 , in-ring network element 106 , and in-ring network element 108 allows for bi-directional traffic. Accordingly, this bi-directional capability allows for redundancy in the communication between the different network elements, such that if a given line of communication is lost, the data traffic to be transmitted thereon can be rerouted in the opposite direction to reach its intended destination within the ring architecture.
- system 100 transmits data traffic among the different network elements, both in-ring and non-ring, employing the Synchronous Optical Network (“SONET”) or Synchronous Digital Hierarchy (“SDH”) standards.
- SONET Synchronous Optical Network
- SDH Synchronous Digital Hierarchy
- embodiments of the system in which the invention is implemented are not so limited, as data traffic among the different network elements can be transferred using other types of transmission standards. Examples of other types of transmission standards can include, but are not limited to, T1, T3, Data Signal (“DS”)3, and DS1 signals.
- data traffic among in-ring network element 102 , in-ring network element 104 , in-ring network element 106 , and in-ring network element 108 includes Time Division Multiplexing (“TDM”) traffic and packet traffic within a same TDM signal.
- TDM Time Division Multiplexing
- network elements are used that can transmit and receive TDM ring traffic.
- certain of the network elements provide two different switching techniques: TDM and packet.
- the packet switching provided can support any number of protocols including layer 2 and layer 3 type protocols such as Asynchronous Transfer Mode (“ATM”), Ethernet, Frame Relay, etc.
- ATM Asynchronous Transfer Mode
- the network elements are implemented to be able to: (1) programmably select on an Synchronous Transport Signal (“STS”) basis certain of the incoming TDM traffic to be extracted and packet switched rather than TDM switched; and/or (2) receive packet traffic in another form and to be packet switched.
- STS Synchronous Transport Signal
- the switched traffic going back onto the ring is put in TDM format and transmitted out.
- each time traffic is packet switched that traffic could be statistically multiplexed (e.g., the packets can be selectively dropped based on various criteria).
- system 100 is by way of example and not by way of limitation, as embodiments of the invention can be incorporated in other types of systems.
- other such systems could incorporate less or more network elements into the network ring and/or network elements attached thereto.
- embodiments of the system in which the invention is implemented are not limited to the network ring architecture as illustrated in FIG. 1 .
- Examples of other types of network architectures that can incorporate embodiments of the system in which the invention is implemented include, but are not limited to, a point-to-point configuration, point-to-multipoint configuration, and a hub configuration.
- embodiments of the invention are not limited to TDM networks, but also apply to Wave Division Multiplexing (“WDM”) networks.
- WDM Wave Division Multiplexing
- FIG. 2 is a block diagram illustrating portions of in-ring network elements 102 – 108 (hereinafter, “in-ring network element 102 ”), according to an embodiment of the invention.
- in-ring network element 102 includes line cards 202 a–d and control card(s) 220 , such that control card(s) 220 are coupled to each of line cards 202 a–d .
- the number of line cards and control cards illustrated is for the sake of simplicity and not by way of limitation, as a lesser or greater number of line cards and control cards can be included within in-ring network element 102 .
- in-ring network element 102 includes a first switch fabric, packet mesh 226 , which includes a full mesh such that each of line cards 202 a–d are coupled to one another.
- packet mesh 226 includes a full mesh such that each of line cards 202 a–d are coupled to one another.
- line card 202 a is coupled to line cards 202 b–d through packet mesh 226 .
- embodiments of the invention are not limited to a full mesh for the transmission of packets among line cards 202 a–d , as any type of switching method that switches based on the addressing scheme described herein can be incorporated into embodiments of the invention.
- line cards 202 a–d could be coupled together using a switch fabric, such that the line cards are coupled to a packet switch card, which provides for the switching therein.
- Line cards 202 a–d include physical connection circuitry 210 a–d , ingress packet processing circuitry 212 a–d , and egress packet processing circuitry 214 a –d, respectively.
- Physical connection circuitry 210 a–d can be coupled to lines external to in-ring network element 102 , as shown, which can carry optical and/or electrical signals.
- line cards 202 a–d of in-ring network element 102 may be connected to an optical line transmitting SONET Optical Carrier (“OC”)-N signals.
- line cards 202 a–d of in-ring network element 102 may be connected to an electrical line such as a T1, T3, E1, E3, Ethernet, Gigabit Ethernet, etc.
- control cards(s) 220 include TDM switching circuitry 216 .
- TDM switching circuitry 216 can be placed in other locations.
- TDM switching circuitry 216 is located on a separate card, apart from control card(s) 220 .
- each line card 202 a–d can be coupled to four optical and/or electrical lines. In another embodiment, each line card 202 a–d can be coupled to eight optical and/or electrical lines. However, embodiments of the invention are not so limited, as a lesser or greater number of optical and/or electrical lines can be coupled to in-ring network element 102 through line cards 202 a–d . Additionally, physical connection circuitry 210 a–d are coupled to ingress packet processing circuitry 212 a–d , respectively, such that packet data being received from the optical and/or electrical lines is passed from physical connection circuitry 210 a–d to ingress packet processing circuitry 212 a–d , respectively. In one embodiment, the packet data is extracted from a TDM signal, which is described in more detail below.
- Ingress packet processing circuitry 212 a–d is coupled to packet mesh 226 . Accordingly, each ingress packet processing circuitry 212 a–d is coupled to each egress packet processing circuitry 214 a–d , respectively, on line cards 202 a–d through packet mesh 226 . Moreover, egress packet processing circuitry 214 a–d is respectively coupled to physical connection circuitry 210 a–d , such that packet data traffic coming in from packet mesh 226 from ingress packet processing circuitry 212 a–d is transmitted from egress packet processing circuitry 214 a–d to physical connection circuitry 210 a–d , respectively.
- Line cards incorporated into embodiments of the invention are not limited to those illustrated by line cards 202 a–d .
- the in-ring network elements can have different line card configurations from that shown by line cards 202 a–d .
- a given in-ring network element could be limited to a single line card that can receive and transmit TDM traffic (which may include packet traffic) within network ring 114 , employing multiple interfaces for the receipt and transmittal of TDM traffic.
- a given in-ring network element can include a first line card to receive TDM traffic (which may include packet traffic) from another in-ring network element, while a second line card can transmit TDM traffic to another or same in-ring network element.
- a third line card can be incorporated into this given in-ring network element to add, drop and transmit different types of traffic including different types of packet traffic, such as ATM, Frame Relay, Internet Protocol (“IP”), etc., received and transmitted to a non-ring network element.
- a given network element may include a single line card with multiple interfaces such that a first interface receives TDM traffic from another in-ring network element, a second interface transmits TDM traffic to another in-ring network element and a third interface adds, drops, and transmits traffic, such as packet traffic to a non-ring network element.
- a network element may be connected to multiple rings, either using multiple sets of line cards or multiple interfaces on one set of line cards.
- a line card is used either to connect to an in-ring network element to form part of the ring, or to provide communication with out-of ring network elements.
- layer 2/3 traffic from out-of-ring network element can come in, go through the packet mesh to a line card connected to an in-ring network element, and then out onto the ring being carried by a SONET frame;
- layer 2/3 traffic coming from an out-of-ring network element can be de-mapped into SONET, go through the TDM switch fabric to a line card connected to an in-ring network element, and then out onto the ring being carried by a SONET frame;
- TDM traffic coming from an out-of-ring network element can come in, go through the TDM switch fabric to a line card connected to an in-ring network element, and then out onto the ring being carried by a SONET frame;
- TDM traffic coming from an out-of-ring network element carrying layer 2/3 traffic can be processed to
- a second switch fabric (in addition to packet mesh 226 ) is formed among line cards 202 a–d and TDM switching circuitry 216 of control cards 220 , as illustrated by the dashed lines in FIG. 2 .
- physical connection circuitry 210 a–d is coupled to TDM switching circuitry 216 for the receiving and transmitting of TDM traffic into and out of in-ring network element 102 .
- TDM switching circuitry 216 receive TDM traffic from physical connection circuitry 210 a–d and switches this traffic to any of physical connection circuitry 210 a–d , based on configuration data for the timeslots of the TDM traffic.
- TDM switching circuitry 216 could be configured such that data within the first ten timeslots of a TDM signal, such as a SONET/SDH signal, received on a first interface of physical connection circuitry 210 a are forwarded out the first ten timeslots of a TDM signal being transmitted out from a first interface of physical connection circuitry 210 d.
- a TDM signal such as a SONET/SDH signal
- FIG. 3 is a block diagram illustrating portions of physical connection circuitry 210 a–d of line cards 202 a–d , according to an embodiment of the invention.
- the components and circuitry shown within FIG. 3 illustrate the processing of DS signals, which are to be transmitted out from in-ring network elements 102 – 108 through physical connection circuitry 210 a–d , wherein the DS signals are located within SONET frames being received from TDM switching circuitry 216 of control card(s) 220 .
- a DS3 signal could be transmitted from non-ring network element 111 to non-ring network element 110 through in-ring network elements 104 and 102 .
- the DS3 signal would travel on a T3 transmission line.
- the type of transmission line and protocol include an optical line and SONET protocol, respectively.
- the DS3 signal is placed within the payload of SONET frames of the SONET signal being transmitted between in-ring network element 104 and in-ring network element 102 .
- another T3 transmission line is employed for the transmission of the DS3 signal.
- the DS3 signal is extracted from the SONET frames and transmitted to non-ring network element 110 as a T3 signal.
- the extraction of the DS3 signal from the SONET clock domain to the DS3 clock domain are performed by the components and circuitry shown in FIG. 3 .
- line card 202 a–d includes channel output circuitry 370 , line interface unit 356 , low-pass filter unit 310 and voltage-controlled crystal oscillator unit 312 .
- channel output circuitry 370 and line interface unit 356 can be included within physical connection circuitry 210 (illustrated in FIG. 2 ).
- the location of low-pass filter unit 310 and voltage controlled crystal oscillator unit 312 in reference to channel output circuitry 370 is by way of example and not by way of limitation.
- low-pass filter unit 310 and/or voltage controlled crystal oscillator unit 312 can be included within channel output circuitry 370 .
- Channel output circuitry 370 includes FIFO unit 302 , frequency phase detector unit 322 , demapper unit 336 , and deframer unit 338 .
- demapper unit 336 comprises a SONET demapper.
- deframer unit 338 comprises a SONET deframer.
- control circuitry 334 includes a number of configuration registers. These configuration registers can include configuration data that can allow for the adjustment of how fast sudden changes in the depth of FIFO unit 302 , due to pointer adjustments in the incoming SONET signal, are “leaked” from frequency phase detector unit 322 to low-pass filter unit 310 . In one embodiment, this configuration data can allow for the disablement of this adjustment in the depth of FIFO unit 302 . This configuration data can allow for other modifications in the operation of embodiments of the invention. For example, in an embodiment, this configuration data can allow for the resetting of FIFO unit 302 .
- Deframer unit 338 is coupled to receive input signal 340 .
- Deframer unit 338 is also coupled to demapper unit 336 , such that deframer unit 338 transmits mapped input data 306 to demapper unit 336 .
- Demapper unit 336 includes control circuitry 334 .
- Control circuitry 334 is coupled to FIFO unit 302 and frequency phase detector unit 322 . As will be described in more detail below, control circuitry 334 extracts the data from mapped input data 306 and forwards this extracted data (as input data 360 ) into FIFO unit 302 .
- FIFO unit 302 is coupled to frequency phase detector unit 322 , wherein the depth of FIFO unit 302 is transmitted to frequency phase detector unit 322 .
- Frequency phase detector unit 322 is coupled to low-pass filter unit 310 .
- Low-pass filter unit 310 is coupled to voltage-controlled crystal oscillator unit 312 .
- Voltage-controlled crystal oscillator unit 312 is coupled to FIFO unit 302 , line interface unit 356 and DS3 deframer unit 350 , wherein voltage-controlled crystal oscillator unit 312 transmits clock signal 320 to FIFO unit 302 , line interface unit 356 and DS3 deframer unit 350 .
- Voltage-controlled crystal oscillator unit 312 , frequency phase detector unit 322 , and low-pass filter unit 310 comprise a phase-locked loop.
- the phase-locked loop is used to generate clock signal 320 by which FIFO unit 302 is unloaded. Specifically, a signal from FIFO unit 302 regarding its depth is transmitted to the phase-locked loop.
- the phase-locked loop generates clock signal 320 , which can then be transmitted back to FIFO unit 302 for unloading output data 352 .
- any reference to ‘depth’ is interpreted as being to the amount of data currently in the temporary storage unit.
- FIFO unit 302 is also coupled to line interface unit 356 and DS3 deframer unit 350 , such that FIFO unit 302 can transmit output data 352 to line interface unit 356 and DS3 deframer unit 350 .
- Line interface unit 356 transmits output signal 314 out from line card 202 .
- Deframer unit 338 is coupled to receive input signal 340 and can locate and extract the SONET frames from within input signal 340 and forward the SONET frames to demapper unit 336 .
- mapped input data 306 is a stream of SONET frames from input signal 340 .
- input signal 340 is described in terms of including SONET frames, embodiments of the invention are not so limited.
- input signal 340 could include synchronous digital hierarchy (SDH) frames.
- Demapper unit 336 can receive a first signal, comprising data bits, overhead bits, fixed stuffing bits, and a pattern of variable stuffing bits (in one embodiment, the SONET frames in mapped input data 306 ), and separate the data bits in the first signal from the stuffing and overhead bits in the first signal.
- Demapper unit 336 forwards the data bits from the first signal to FIFO unit 302 for storage of such data (i.e., input data 360 ).
- Control circuitry 334 can receive error signals regarding mapped input data 306 .
- an error signal is generated by deframer unit 338 and transmitted along with the data from mapped input data 306 , however embodiments of the invention are not so limited, as control circuitry 334 can receive an error signal from any component upstream.
- a different network element coupled to the network element that includes line card 202 a–d as shown in FIG. 3 can transmit an error signal.
- control circuitry 334 can detect errors in mapped input data 306 that were not detected previously and generate an error signal accordingly. Typically if, upon the presence of an error, no data were transmitted to FIFO unit 302 , FIFO unit 302 would empty, and upon restart, could possibly overflow.
- demapper unit 336 might interpret the incoming defective data as if it were a signal with stuffing control information and therefore due to such defective stuffing control information, demapper unit 336 might put too much or too little data into FIFO unit 302 . Accordingly, FIFO unit 302 might empty or fill to capacity, leading to overflow or underflow, respectively, once a valid signal has been restored.
- control circuitry 334 upon detection of an error in mapped input data 306 (and continuing during the presence of the error), treats mapped input data 306 as a signal that is operating at the nominal rate for such a signal and independent of errors therein. For example, if mapped input data 306 were replaced by random noise, it would appear to be stuffed at a 50% ratio, rather than the approximately 67% ratio of a nominal-rate mapped DS3 signal. Accordingly, an additional 12,000 bits of data per second would be loaded into FIFO unit 302 . Therefore, control circuitry 334 assumes the nominal rate stuffing for such a signal, which includes a predetermined pattern of data and stuffing (both variable and fixed) bits, (which is described in more detail below).
- Stuffing is data included within a signal to allow for synchronization between network elements.
- fixed stuffing typically is one or more dummy bits that do not include information-carrying data, are discarded at the receiving end, and therefore, are not placed in FIFOs at the receiving end.
- Variable stuffing can be either fixed stuffing or additional data.
- Overhead is fixed stuffing or provisional data regarding the particular frame and/or signal containing the frames.
- This predetermined combination of bits that allows the signal to include the nominal rate stuffing is such that the depth of FIFO unit 302 is read and outputted to the phase-locked loop such that voltage-controlled crystal oscillator unit 312 can operate at a nominal rate that is approximately a rate at which it would operate if the data bits from the first signal were being transmitted to FIFO unit 302 , i.e. if no error was detected (and the depth of FIFO unit 302 was changing accordingly).
- the phase-locked loop is remaining in lock, with control circuitry 334 inserting bits into FIFO unit 302 at a nominal rate and the phase-locked loop striving to keep FIFO unit 302 centered, such that the phase-locked loop unloads the data at the same average rate.
- Voltage-controlled crystal oscillator unit 312 can then generate clock signal 320 and transmit it to FIFO unit 302 .
- the predetermined pattern is two bits of stuffing, followed by one bit of data, followed by two bits of stuffing, followed by one bit of data, etc., the predetermined pattern repeating itself.
- embodiments of the invention are not so limited, as different predetermined pattern may be chosen. Therefore with the signal containing errors being treated as a valid signal with nominal rate stuffing, the amount of data being inputted into FIFO unit 302 will be that amount of data associated with a nominal rate signal (instead of not inputting data into FIFO unit 302 due to the lack of valid data within the signal containing errors).
- control circuitry 334 upon detection of an error in mapped input data 306 (and continuing during the presence of the error), control circuitry 334 generates a second signal comprising a plurality of arbitrary bits, a plurality of fixed stuffing bits, and a predetermined pattern of variable stuffing bits, wherein each of the variable stuffing bits includes either a data bit or a fixed stuffing bit. Control circuitry 334 can then cause the transmission of the second signal to FIFO unit 302 , independent of any fixed stuffing bits. In another embodiment, control circuitry 334 causes the generation of the data bits that would equal the amount of data if there was a given pattern of stuffing (there being no need to generate stuffing). In one embodiment, control circuitry 334 causes the transmission of a standard alarm-indication signal bit stream to FIFO unit 302 at a nominal rate for such a bit stream.
- control circuitry 334 can transmit the data bits, of the first signal independent of any fixed stuffing bits or overhead bits, to FIFO unit 302 (control circuitry 334 would no longer transmit the second signal). Accordingly, voltage-controlled crystal oscillator unit 312 will already be operating at the nominal rate for this input data signal and can transmit an appropriate clock signal 320 for unloading FIFO unit 302 .
- FIG. 4 is a diagram illustrating one frame of mapped input data 306 , according to an embodiment of the invention. As shown, FIG. 4 illustrates an individual frame of mapped input data 306 , which is based on the SONET standard. In other embodiments, mapped input data 306 could include inputted bits based on the SDH standard. In particular, FIG. 4 depicts several rows of inputted bits numbered 1 through M and several columns of inputted bits numbered 1 through N, such that the upper left corner of mapped input data 306 is column 1 , row 1 , and the lower right corner of mapped input data 306 is column N, row M. For purposes of discussion, the inputted bits are referred to in the form of bytes (8 bits).
- the bits shown in mapped input data 306 can include a combination of data and stuffing bits.
- embodiments of the invention are described with reference to the SONET and SDH standards. This is by way of example and not by way of limitation, as other standards (such as DS1s in DS2s, E1s in E3s, etc) that includes data, overhead and stuffing (both fixed and variable) can be incorporated into embodiments of the invention.
- Mapped input data 306 is divided into two sections: overhead 414 consists of columns 1 through 3 , and payload 420 consists of columns 4 through N.
- Each block of mapped input data 306 (consisting of one row coordinate and one column coordinate) contains one byte of inputted bits.
- a block of mapped input data 306 may consist of one or more bits, one or more words, etc.
- the starting location of payload 420 in a given SONET frame is dynamic.
- Row 1 of mapped input data 306 includes byte 402 , byte 404 , and byte 406 , which are located at columns 1 through 3 in row 1 , respectively, and byte 442 (column Q), byte 444 (column J), and bite 428 (column X).
- Row 2 of mapped input data 306 includes byte 408 , byte 410 , and byte 412 , which are located at columns 1 through 3 in row 2 , respectively, and byte 446 (column Q), byte 448 (column J), and byte 430 (column X).
- rows 3 through M have similar bytes.
- Column X also comprises byte 432 , byte 434 , byte 436 , byte 438 , and byte 440 , in sequential rows above row 2 , respectively.
- Bytes 428 , 430 , 432 , 434 , 436 , 438 , and 440 each comprise one bit of variable stuffing.
- control circuitry 334 can generate the second signal to have the format of mapped input data 306 , wherein the predetermined pattern of variable stuffing bits is located in column X.
- the predetermined pattern is two bits of stuffing, followed by one bit of data, followed by two bits of stuffing, followed by one bit of data, etc., the predetermined pattern repeating itself indefinitely.
- the first signal, mapped input data 306 has a pattern of variable stuffing bits in column X that is approximately the same as the predetermined pattern.
- Columns Q and J comprise fixed stuffing bits.
- the plurality of fixed stuffing bits are located in columns Q and J, in one embodiment.
- mapped input data 306 as indicated in FIG. 4 , are for the purpose of simplicity and not by way of limitation, as a greater or lesser amount of inputted bits and stuffing or a different configuration thereof is possible.
- FIG. 5 illustrates a flow diagram for maintaining operations of a FIFO unit at a nominal rate, independent of whether the incoming data signal, whose data is to be stored in the FIFO unit, includes errors, according to an embodiment of the invention.
- Method 500 of FIG. 5 commences with demapper unit 336 receiving mapped input data 306 of input data signal 340 , at process block 502 .
- mapped input data 306 includes a number of SONET frames from deframer unit 338 .
- Control circuitry 334 determines whether mapped input data 306 includes errors (i.e., whether mapped input data 306 is invalid), at process decision block 504 .
- control circuitry 334 detects errors within mapped input data 306 .
- deframer unit 338 detects errors in input data signal 340 and transmits an indication to control circuitry 334 that mapped input data 306 is not valid.
- errors are detected upstream from a source external to the receiving network element. Accordingly, this source can transmits an indication that the data within input data signal 340 includes errors. This indication can be received by deframer unit 338 and forwarded to control circuitry 334 .
- Control circuitry 334 processes mapped input data 306 , which is described in more detail below in conjunction with process blocks 506 and 508 .
- control circuitry 334 substitutes, within mapped input data 306 , the current stuffing information (data) with stuffing information (data) associated with a data signal that is operating at a nominal rate for such a signal, at process block 506 .
- stuffing information (data) includes the predetermined pattern of stuffing (both fixed and variable), as described above. This predetermined pattern (as described in FIG.
- control circuitry 334 generates a different data signal (having data arriving at a nominal rate) with stuffing information at the nominal rate.
- control circuitry 334 Upon determining that mapped input data 306 does not include errors, control circuitry 334 continues processing at process block 508 (which is described in more detail below). In particular, control circuitry 334 causing the transmission and storage of the data within the modified or unmodified signals (depending on whether the signal includes errors), independent of any stuffing bits, into FIFO unit 302 , at process block 508 .
- embodiments of the invention enable the depth of a FIFO or other storage unit to remain at a depth associated with storing data from a signal operating at the nominal rate for such a signal, independent of whether the signal includes errors. Accordingly, embodiments of the invention reduce potentially wide fluctuations in the depth of a FIFO. In particular, these potentially wide fluctuations in the depth of a FIFO can be caused when there are sudden changes in the amount of data being inputted into the FIFO due, for example, to periods of inputting data from a signal followed by periods of not inputting data from the signal when the signal contains errors.
- embodiments of the invention enable a phase-locked loop to remain in lock, with a FIFO (that the loop is controlling) remaining approximately half-full, thereby precluding FIFO and clocking-rate excursions upon signal restoration due to an incorrect clocking rate from the VCXO of the phase-locked loop.
- the line cards and control cards included in the different network elements include memories, processors, and/or Application Specific Integrated Circuits (“ASICs”).
- Such memory includes a machine-readable medium on which is stored a set of instructions (i.e., software) embodying any one, or all, of the methodologies described herein.
- Software can reside, completely or at least partially, within this memory and/or within the processor and/or ASICs.
- machine-readable medium shall be taken to include any mechanism that provides (i.e., stores and/or transmits) information in a form readable by a machine (e.g., a computer).
- a machine-readable medium includes read only memory (ROM), random access memory (RAM), magnetic disk storage media; optical storage media, flash memory devices, electrical, optical, acoustical, or other form of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.), etc.
Abstract
Description
Claims (32)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/102,461 US7075951B1 (en) | 2001-11-29 | 2002-03-20 | Method and apparatus for the operation of a storage unit in a network element |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US33448601P | 2001-11-29 | 2001-11-29 | |
US10/102,461 US7075951B1 (en) | 2001-11-29 | 2002-03-20 | Method and apparatus for the operation of a storage unit in a network element |
Publications (1)
Publication Number | Publication Date |
---|---|
US7075951B1 true US7075951B1 (en) | 2006-07-11 |
Family
ID=36644141
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/102,461 Active 2024-12-09 US7075951B1 (en) | 2001-11-29 | 2002-03-20 | Method and apparatus for the operation of a storage unit in a network element |
Country Status (1)
Country | Link |
---|---|
US (1) | US7075951B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030133475A1 (en) * | 1999-05-10 | 2003-07-17 | Solheim Alan G. | Protocol independent sub-rate device |
US20040081304A1 (en) * | 2002-10-07 | 2004-04-29 | Lg Electronics Inc. | System and method of generating ring back tone |
WO2007047765A2 (en) * | 2005-10-14 | 2007-04-26 | Ebay Inc. | Asynchronously loading dynamically generated content across multiple internet domains |
US7656791B1 (en) * | 2006-07-19 | 2010-02-02 | Pmc-Sierra, Inc. | Systems and methods for hitless equipment protection |
US20120215978A1 (en) * | 2007-10-19 | 2012-08-23 | International Business Machines Corporation | Storage System With Improved Multiple Copy Targeting |
US20170085475A1 (en) * | 2015-09-23 | 2017-03-23 | Qualcomm Incorporated | Configurable and scalable bus interconnect for multi-core, multi-threaded wireless baseband modem architecture |
Citations (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3777268A (en) * | 1970-09-28 | 1973-12-04 | Gen Electric Co Ltd | Degradation detection in a pcm system |
US4667324A (en) | 1985-09-05 | 1987-05-19 | Northern Telecom Limited | Network multiplex structure |
US4736363A (en) | 1985-09-06 | 1988-04-05 | Northern Telecom Limited | Path oriented routing system and method for packet switching networks |
US5159595A (en) | 1988-04-08 | 1992-10-27 | Northern Telecom Limited | Ring transmission system |
US5268936A (en) | 1991-07-08 | 1993-12-07 | At&T Bell Laboratories | Synchronous digital signal to asynchronous digital signal desynchronizer |
US5400369A (en) | 1992-07-15 | 1995-03-21 | Oki Electric Industry Co., Ltd. | Fram aligner with reduced circuit scale |
US5511077A (en) | 1993-06-30 | 1996-04-23 | Nec Corporation | Frame transmission system |
US5519700A (en) | 1994-12-07 | 1996-05-21 | At&T Corp. | Telecommunication system with synchronous-asynchronous interface |
US5533018A (en) | 1994-12-21 | 1996-07-02 | National Semiconductor Corporation | Multi-protocol packet framing over an isochronous network |
US5550820A (en) | 1992-09-29 | 1996-08-27 | Com 21, Inc. | Multiple protocol personal communications network system |
US5606370A (en) * | 1994-07-11 | 1997-02-25 | Samsung Electronics Co., Ltd. | Sync restoring method for variable-length decoding and apparatus thereof |
US5608733A (en) | 1994-11-29 | 1997-03-04 | Valle; Richard | ATM inverse multiplexing |
US5621773A (en) | 1996-03-08 | 1997-04-15 | Lsi Logic Corporation | Method and apparatus for fast synchronization of T1 extended superframes |
US5805571A (en) | 1996-03-19 | 1998-09-08 | Zwan; Bryan J. | Dynamic communication line analyzer apparatus and method |
US5825770A (en) | 1996-06-06 | 1998-10-20 | Northern Telecom Limited | Multiple algorithm processing on a plurality of digital signal streams via context switching |
US5963564A (en) | 1995-06-13 | 1999-10-05 | Telefonaktiebolaget Lm Ericsson | Synchronizing the transmission of data via a two-way link |
US6038226A (en) | 1997-03-31 | 2000-03-14 | Ericcson Inc. | Combined signalling and PCM cross-connect and packet engine |
US6075788A (en) | 1997-06-02 | 2000-06-13 | Lsi Logic Corporation | Sonet physical layer device having ATM and PPP interfaces |
US6185635B1 (en) | 1998-05-30 | 2001-02-06 | Alcatel Networks Corporation | Method and circuit for transporting data based on the content of ingress data words and egress data words |
US6198751B1 (en) | 1997-11-19 | 2001-03-06 | Cabletron Systems, Inc. | Multi-protocol packet translator |
US6205142B1 (en) | 1996-08-16 | 2001-03-20 | Nortel Networks Limited | Inverse multiplexing of digital data |
US6237029B1 (en) | 1996-02-26 | 2001-05-22 | Argosystems, Inc. | Method and apparatus for adaptable digital protocol processing |
US6272144B1 (en) | 1997-09-29 | 2001-08-07 | Agere Systems Guardian Corp. | In-band device configuration protocol for ATM transmission convergence devices |
US6285673B1 (en) | 1998-03-31 | 2001-09-04 | Alcatel Usa Sourcing, L.P. | OC3 delivery unit; bus control module |
US6320877B1 (en) | 1997-10-02 | 2001-11-20 | Alcatel Usa Sourcing, L.P. | System and method for data bus interface |
US20020018468A1 (en) | 2000-08-10 | 2002-02-14 | Nec Corporation | Device, method and system for transferring frame |
US6385209B1 (en) * | 2000-06-14 | 2002-05-07 | Pluris, Inc. | Method and apparatus for mapping data packets between lines of differing capacity at a router interface |
US6463111B1 (en) * | 2001-05-25 | 2002-10-08 | Transwitch Corporaton | Method and apparatus for desynchronizing a DS-3 signal and/or an E3 signal from the data portion of an STS-STM payload |
US20030133475A1 (en) * | 1999-05-10 | 2003-07-17 | Solheim Alan G. | Protocol independent sub-rate device |
US6988238B1 (en) * | 2000-01-24 | 2006-01-17 | Ati Technologies, Inc. | Method and system for handling errors and a system for receiving packet stream data |
-
2002
- 2002-03-20 US US10/102,461 patent/US7075951B1/en active Active
Patent Citations (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3777268A (en) * | 1970-09-28 | 1973-12-04 | Gen Electric Co Ltd | Degradation detection in a pcm system |
US4667324A (en) | 1985-09-05 | 1987-05-19 | Northern Telecom Limited | Network multiplex structure |
US4736363A (en) | 1985-09-06 | 1988-04-05 | Northern Telecom Limited | Path oriented routing system and method for packet switching networks |
US5159595A (en) | 1988-04-08 | 1992-10-27 | Northern Telecom Limited | Ring transmission system |
US5268936A (en) | 1991-07-08 | 1993-12-07 | At&T Bell Laboratories | Synchronous digital signal to asynchronous digital signal desynchronizer |
US5400369A (en) | 1992-07-15 | 1995-03-21 | Oki Electric Industry Co., Ltd. | Fram aligner with reduced circuit scale |
US5550820A (en) | 1992-09-29 | 1996-08-27 | Com 21, Inc. | Multiple protocol personal communications network system |
US5511077A (en) | 1993-06-30 | 1996-04-23 | Nec Corporation | Frame transmission system |
US5606370A (en) * | 1994-07-11 | 1997-02-25 | Samsung Electronics Co., Ltd. | Sync restoring method for variable-length decoding and apparatus thereof |
US5608733A (en) | 1994-11-29 | 1997-03-04 | Valle; Richard | ATM inverse multiplexing |
US5519700A (en) | 1994-12-07 | 1996-05-21 | At&T Corp. | Telecommunication system with synchronous-asynchronous interface |
US5533018A (en) | 1994-12-21 | 1996-07-02 | National Semiconductor Corporation | Multi-protocol packet framing over an isochronous network |
US5963564A (en) | 1995-06-13 | 1999-10-05 | Telefonaktiebolaget Lm Ericsson | Synchronizing the transmission of data via a two-way link |
US6237029B1 (en) | 1996-02-26 | 2001-05-22 | Argosystems, Inc. | Method and apparatus for adaptable digital protocol processing |
US5621773A (en) | 1996-03-08 | 1997-04-15 | Lsi Logic Corporation | Method and apparatus for fast synchronization of T1 extended superframes |
US5805571A (en) | 1996-03-19 | 1998-09-08 | Zwan; Bryan J. | Dynamic communication line analyzer apparatus and method |
US5825770A (en) | 1996-06-06 | 1998-10-20 | Northern Telecom Limited | Multiple algorithm processing on a plurality of digital signal streams via context switching |
US6205142B1 (en) | 1996-08-16 | 2001-03-20 | Nortel Networks Limited | Inverse multiplexing of digital data |
US6038226A (en) | 1997-03-31 | 2000-03-14 | Ericcson Inc. | Combined signalling and PCM cross-connect and packet engine |
US6075788A (en) | 1997-06-02 | 2000-06-13 | Lsi Logic Corporation | Sonet physical layer device having ATM and PPP interfaces |
US6272144B1 (en) | 1997-09-29 | 2001-08-07 | Agere Systems Guardian Corp. | In-band device configuration protocol for ATM transmission convergence devices |
US6320877B1 (en) | 1997-10-02 | 2001-11-20 | Alcatel Usa Sourcing, L.P. | System and method for data bus interface |
US6198751B1 (en) | 1997-11-19 | 2001-03-06 | Cabletron Systems, Inc. | Multi-protocol packet translator |
US20010033580A1 (en) | 1997-11-19 | 2001-10-25 | Dorsey Paul C. | Multi-protocol packet translator |
US6285673B1 (en) | 1998-03-31 | 2001-09-04 | Alcatel Usa Sourcing, L.P. | OC3 delivery unit; bus control module |
US6185635B1 (en) | 1998-05-30 | 2001-02-06 | Alcatel Networks Corporation | Method and circuit for transporting data based on the content of ingress data words and egress data words |
US20030133475A1 (en) * | 1999-05-10 | 2003-07-17 | Solheim Alan G. | Protocol independent sub-rate device |
US6988238B1 (en) * | 2000-01-24 | 2006-01-17 | Ati Technologies, Inc. | Method and system for handling errors and a system for receiving packet stream data |
US6385209B1 (en) * | 2000-06-14 | 2002-05-07 | Pluris, Inc. | Method and apparatus for mapping data packets between lines of differing capacity at a router interface |
US20020018468A1 (en) | 2000-08-10 | 2002-02-14 | Nec Corporation | Device, method and system for transferring frame |
US6463111B1 (en) * | 2001-05-25 | 2002-10-08 | Transwitch Corporaton | Method and apparatus for desynchronizing a DS-3 signal and/or an E3 signal from the data portion of an STS-STM payload |
Non-Patent Citations (2)
Title |
---|
JHA, P.K., "Bandwidth Maximization for SONET/SDH and Direct Data over Optical Networks," http://www.isoc.org/inet2000/cdproceedings/lg/lg<SUB>-</SUB>3.htm, 26 pages, Nov. 16, 2000. |
Kusyk, R.G., et al., "Analysis of Techniques for the Reduction of Jitter Caused by SONET Pointer Adjustments," IEEE Transactions on Communications, vol. 42, No. 2/3/4, pp. 2036-2050, Feb./Mar./Apr., 1994. |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7590153B2 (en) * | 1999-05-10 | 2009-09-15 | Nortel Networks Limited | Protocol independent sub-rate device |
US20030133475A1 (en) * | 1999-05-10 | 2003-07-17 | Solheim Alan G. | Protocol independent sub-rate device |
US20040081304A1 (en) * | 2002-10-07 | 2004-04-29 | Lg Electronics Inc. | System and method of generating ring back tone |
US7839990B2 (en) * | 2002-10-07 | 2010-11-23 | Lg Electronics Inc. | System and method of generating ring back tone |
US20070101258A1 (en) * | 2005-10-14 | 2007-05-03 | Ebay Inc. | Asynchronously loading dynamically generated content across multiple internet domains |
WO2007047765A3 (en) * | 2005-10-14 | 2009-04-30 | Ebay Inc | Asynchronously loading dynamically generated content across multiple internet domains |
US20090204886A1 (en) * | 2005-10-14 | 2009-08-13 | Sichun Xu | Asynchronously rendering dynamically created content across multiple network domains |
US7506248B2 (en) * | 2005-10-14 | 2009-03-17 | Ebay Inc. | Asynchronously loading dynamically generated content across multiple internet domains |
WO2007047765A2 (en) * | 2005-10-14 | 2007-04-26 | Ebay Inc. | Asynchronously loading dynamically generated content across multiple internet domains |
US8065610B2 (en) | 2005-10-14 | 2011-11-22 | Ebay Inc. | Asynchronously rendering dynamically created content across multiple network domains |
US7656791B1 (en) * | 2006-07-19 | 2010-02-02 | Pmc-Sierra, Inc. | Systems and methods for hitless equipment protection |
US20120215978A1 (en) * | 2007-10-19 | 2012-08-23 | International Business Machines Corporation | Storage System With Improved Multiple Copy Targeting |
US8655852B2 (en) * | 2007-10-19 | 2014-02-18 | International Business Machines Corporation | Storage system with improved multiple copy targeting |
US20170085475A1 (en) * | 2015-09-23 | 2017-03-23 | Qualcomm Incorporated | Configurable and scalable bus interconnect for multi-core, multi-threaded wireless baseband modem architecture |
CN108028811A (en) * | 2015-09-23 | 2018-05-11 | 高通股份有限公司 | Configurable and telescopic bus interconnection for Multi-core radio base band modem architecture |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11659072B2 (en) | Apparatus for adapting a constant bit rate client signal into the path layer of a telecom signal | |
US6466591B1 (en) | Method and apparatus for processing of multiple protocols within data and control channels in data transmission signals | |
EP0926851B1 (en) | Method of an apparatus for multiplexing and demultiplexing digital signal streams | |
US7940808B2 (en) | Communications system with symmetrical interfaces and associated methods | |
US9025467B2 (en) | Hitless protection for traffic received from 1+1 protecting line cards in high-speed switching systems | |
US8660146B2 (en) | Telecom multiplexer for variable rate composite bit stream | |
US6990121B1 (en) | Method and apparatus for switching data of different protocols | |
JP2000332717A (en) | Multiplexer, demultiplexer, and interface device | |
US6765916B1 (en) | Method and apparatus for processing of multiple protocols within data transmission signals | |
US7002968B1 (en) | Transport system and transport method | |
EP1142241B1 (en) | Communications system and associated deskewing methods | |
US6510166B2 (en) | Stuffing filter mechanism for data transmission signals | |
US6272138B1 (en) | Method and apparatus for reducing jitter or wander on internetworking between ATM network and PDH network | |
US7075951B1 (en) | Method and apparatus for the operation of a storage unit in a network element | |
JPH05160821A (en) | Multiplex data ling transmitting device and method | |
US6675327B1 (en) | Communications system including lower rate parallel electronics with skew compensation and associated methods | |
US20020154647A1 (en) | Frame handler for high-speed fiber optic communication interface | |
US7801934B2 (en) | Pointer generation method and apparatus for delay compensation in virtual concatenation applications | |
US20020126689A1 (en) | System and method for dynamic local loop bandwidth multiplexing | |
JP3902522B2 (en) | Method for transporting frames of information between parts of a network via an intermediate network | |
US7139293B1 (en) | Method and apparatus for changing the data rate of a data signal | |
EP1926256B1 (en) | Method of time aligning the members of a virtual concatenated group in a synchronous transmission system | |
US6909727B1 (en) | Communications system and associated methods with out-of-band control | |
US20030235215A1 (en) | Apparatus and method for aggregation and transportation for plesiosynchronous framing oriented data formats | |
US7324539B1 (en) | Method and apparatus for processing channelized and unchannelized data within a signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: REDBACK NETWORKS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MCCLARY, MICHAEL;REEL/FRAME:013010/0913 Effective date: 20020524 |
|
AS | Assignment |
Owner name: SILICON VALLEY BANK, CALIFORNIA Free format text: SECURITY AGREEMENT;ASSIGNOR:REDBACK NETWORKS INC.;REEL/FRAME:014499/0957 Effective date: 20040310 Owner name: SILICON VALLEY BANK,CALIFORNIA Free format text: SECURITY AGREEMENT;ASSIGNOR:REDBACK NETWORKS INC.;REEL/FRAME:014499/0957 Effective date: 20040310 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: REDBACK NETWORKS, INC., CALIFORNIA Free format text: RELEASE;ASSIGNOR:SILICON VALLEY BANK;REEL/FRAME:018855/0108 Effective date: 20070104 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: ERICSSON AB,SWEDEN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REDBACK NETWORKS INC.;REEL/FRAME:024002/0363 Effective date: 20070125 Owner name: ERICSSON AB, SWEDEN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REDBACK NETWORKS INC.;REEL/FRAME:024002/0363 Effective date: 20070125 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |