US7089133B1 - Method and circuit for providing a system level reset function for an electronic device - Google Patents
Method and circuit for providing a system level reset function for an electronic device Download PDFInfo
- Publication number
- US7089133B1 US7089133B1 US10/942,523 US94252304A US7089133B1 US 7089133 B1 US7089133 B1 US 7089133B1 US 94252304 A US94252304 A US 94252304A US 7089133 B1 US7089133 B1 US 7089133B1
- Authority
- US
- United States
- Prior art keywords
- reset
- voltage
- electronic device
- calibration data
- recited
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/24—Resetting means
Definitions
- the present invention relates generally to electronic circuits. More particularly, embodiments of the present invention relate to a method and circuit for providing a system level reset function for an electronic device.
- Devices that contain re-programmable memory such as Flash-based microcontrollers
- re-programmable memory such as Flash-based microcontrollers
- other particularly voltage sensitive components may enter an unintended mode where memory contents are altered so that proper future operation is disturbed or not possible.
- devices may require internal blocks or similar components to operate at supply voltage limits. For instance, such blocks may be needed where a voltage source provides very little margin for safe, guaranteed operation. If the device is operated outside of the specified range, erroneous operation may occur, perhaps even damage.
- Exemplary voltage levels 100 relevant to this discussion are shown in FIG. 1 , which reflects no particular scale.
- a minimum voltage V 0 is required for operation of any components of a device. While the minimum voltage specified for operating a device is shown by voltage V 3 , a margin Mo exists below it wherein the device will continue to perform reliably. Below voltage V 2 however, unreliable performance may be expected. Where the supply voltage to the device (e.g., Vcc, Vdd, etc.) is below V 2 yet sufficient, e.g., above voltage V 1 , to perform certain minimal functions therein components of the device may function to keep the device in a reset mode.
- a reset threshold tolerance band Br thus exists between voltage levels V 1 and V 2 .
- a margin Mr exists above V 0 and below V 1 , above which the device can effectively be held in reset.
- the magnitude of the difference between such voltages for instance even between V 3 and V 0 , can be very small, e.g., on the order of fractions of a Volt or smaller.
- FIG. 2 depicts an exemplary POR circuit 200 , typifying this conventional approach.
- Resistors 201 and 202 divide the supply voltage Vcc to provide a bias voltage Vg to the gate of transistor 203 , e.g., effectively sensing the magnitude of Vcc.
- Transistor 203 operates with resistor 204 to provide an input to amplifier 205 based on the magnitude of Vcc.
- Amplifier 205 provides a reset signal R corresponding to this input, e.g., where Vcc is below V 2 (and e.g., above V 1 ).
- POR circuits such as POR circuit 200 are common components in many modern electronic devices or systems. However, because their function entails reliable reset operation during low voltage conditions (e.g., below V 2 ) and such precision is difficult to implement or achieve at such voltages, the reset functions they provide may lack precision, relative to other circuitry. For instance, some conventional POR circuits have tolerances that are on the order of ⁇ 20%.
- circuit 200 is implemented in an integrated circuit (IC)
- its trip point for generating its reset signal R may vary, e.g., from approximately 1.4 V to approximately 2.1 V over normal process and temperature (PT) variations.
- PT process and temperature
- supervisory components perform a supervisory function (e.g., supervisory components) to monitor system voltage and provide reset signaling where insufficient voltage is present, for instance when low voltage conditions occur (e.g., voltage is below V 2 ).
- supervisory components typically use special sensing circuits, some implemented using costly technology, to achieve precision monitoring.
- the external supervisory circuits consume space and conductor availability on the circuit board housing them (and e.g., the IC with the POR circuit), which may be at a premium, and require electrical connections that can introduce negative heating and reliability effects.
- Integrating voltage sensing precision into a device that itself may be inherently low-precision can sometimes reduce overall system costs.
- another conventional approach uses any of various trimming or tuning methods to achieve acceptable voltage monitoring circuit precision.
- this approach can be expensive in terms of manufacturing costs, because special circuits may be needed to implement it.
- the approach can also be expensive in terms of processing because, for instance in ICs, processing resources are typically demanded to provide the trimming/tuning functionality.
- the trimming or tuning may occur in some devices only once they have powered up, such as where trim and/or tune values, stored for instance in the device non-volatile memory, are used to facilitate the trimming/tuning. While such tuning may indeed bring a part's reset threshold detection to the desired precision, during the time before the precision tuning has been applied, the device remains exposed to potentially deleterious voltage. Under low voltage conditions or with an unfavorable voltage supply profile, retrieving and/or implementing the needed calibration settings may not be by entirely reliable; it may for instance be at risk of error.
- Yet another conventional approach uses a relatively imprecise power-on reset circuit along with a more precise voltage monitoring reset circuit.
- a voltage comparator with a reference voltage source is used.
- the uncertainty in the trip threshold can be reduced as low as approximately five percent.
- conventional retrieval and implementation of reset calibration settings can be subject to error in the presence of unfavorable voltage supply profiles.
- Deterring faulty, improper operation of an electronic device such as a microcontroller, a flash or other non-volatile memory device, a device using such a memory, etc. at unfavorable supply voltages is desired.
- Deterring data corruption and damage to the electronic device at unfavorable supply voltages is also desired. Further, providing each such deterrence over a wide range of supply voltage profiles is desired.
- a method and circuit that provide a system level reset function for an electronic device are disclosed.
- the method and circuit each deter faulty, improper operation of an electronic device.
- the method and circuit each also deter corruption and damage to the electronic device at unfavorable supply voltages. Further, the method and circuit each provide each such deterrence over a wide range of supply voltage profiles.
- a method provides the system level reset function for the electronic device.
- An initial reset function is provided under a low voltage condition of supply voltage, such as occur upon first energizing the electronic device.
- a tunable reset function is also provided, which can first be asserted at a voltage level setting less precise than that setting becomes upon tuning. Tuning involves, in one embodiment, comparison of the supply voltage to a reference voltage source, e.g., where the supply voltage has reached a level sufficient to reliably energize the reference voltage.
- a boot-up reset function is provided, which provides its reset function at a voltage level setting that is set according to a calibration. Calibration is based, in one embodiment, on data stored in flash or other non-volatile memory. In one embodiment, the calibration involves a checksum operation. The electronic device, a microcontroller for instance, is held in a reset state with any of the initial, tunable, and boot-up reset functions.
- FIG. 1 depicts voltage levels relevant to operation of a typical electronic device.
- FIG. 2 depicts a conventional reset circuit.
- FIG. 3 is a flowchart of an exemplary process for providing reset levels, according to an embodiment of the present invention.
- FIG. 4 depicts an exemplary reset system circuit, according to an embodiment of the present invention.
- FIG. 5 depicts device operational behavior during an exemplary power-up event, according to an embodiment of the present invention.
- FIG. 6 depicts device operational behavior during an exemplary power-up event wherein calibration data fails a boot-up sequence integrity test, according to an embodiment of the present invention.
- a method and circuit that provide a system level reset function for an electronic device are described herein.
- a method provides the system level reset function for the electronic device.
- An initial reset function is provided under a low voltage condition of supply voltage, such as occur upon first energizing the electronic device.
- a tunable reset function is provided as well. The tunable reset function can first be asserted at a voltage level setting less precise than that setting becomes upon completing tuning.
- a boot-up reset function is provided, along with the initial and tunable reset functions.
- the voltage level setting at which the boot-up reset function is provided is set according to a calibration, which is based, in one embodiment, on data stored in flash or other non-volatile memory.
- the calibration involves a checksum operation.
- the electronic device, a microcontroller for instance, is held in a reset state with any of the initial, tunable, and boot-up reset functions.
- the method and circuit described herein each deter faulty, improper operation of an electronic device.
- the method and circuit each also deter corruption and damage to the electronic device at unfavorable supply voltages.
- the method and circuit further each provide these deterrence advantages over a wide range of supply voltage profiles. Therefore, the imprecision and unwanted variation possible in reset voltage levels characteristic of conventional power on reset (POR) approaches are alleviated. Further, attendant problems of unreliable tuning, calibration, and other data important to conventional POR approaches are deterred with the multi-tiered system level reset functions provided by embodiments described herein.
- the method and circuit architecture described herein provide a tiered reset scheme that uses overlapping supply voltage monitors, along with a means of precisely tuning the device's reset thresholds. This is done without the risk of the device operating in an unintended manner due to insufficient voltage for proper operation.
- this method is well suited to devices such as flash microcontrollers, but is applicable to a variety of other devices as well.
- Embodiments of the present invention can be implemented in a variety of electronic devices such as microcontrollers, including flash-based microcontrollers, flash and other non-volatile memory devices and electronic devices incorporating such non-volatile memory devices, application specific integrated circuits (ASIC) and other ICs, etc.
- a microcontroller implementing the circuits and methods described herein comprises a programmable microcontroller, such as is described in co-pending U.S. patent application Ser. No. 10/033,027 by Warren Snyder and entitled: Programmable Microcontroller Architecture, which was filed on Oct. 22, 2001, which is incorporated herein by reference in its entirety.
- the circuits and methods described herein are implemented with a microcontroller power on reset (POR) circuit, such as is described in co-pending U.S. patent application Ser. No. 09/887,955 by Harold Kutz, et al. and entitled: Novel Power On Reset Circuit for a Microcontroller, which was filed on Jun. 22, 2001, which is incorporated herein by reference in its entirety.
- the circuits and methods described herein are implemented with interaction between a processor and a POR circuit to dynamically control power states in a microcontroller, such as is described in co-pending U.S. patent application Ser. No. 09/887,923 by Harold Kutz, et al. and entitled: Novel Method and System for Interaction Between a Processor and a Power On Reset Circuit to Dynamically Control Power States in a Microcontroller, which was filed on Jun. 22, 2001, which is incorporated herein by reference in its entirety.
- FIG. 3 is a flowchart describing an exemplary process 30 for providing a tiered reset scheme, according to one embodiment of the present invention.
- Process 30 begins with step 31 wherein a reset signal is provided at low voltage conditions.
- Step 31 can be executed without high precision. Such precision is not especially significant under such low voltage conditions.
- the reset signal so provided is used to initialize the remainder of the device at power-up, and in one embodiment, to provide reset monitoring in the case where all other protection circuitry is disabled, such as where the device is in a sleep mode to save power, upon initially energizing, etc.
- this reset signal is provided in response to the assertion of an imprecise voltage detector (e.g., a first voltage monitor).
- an imprecise voltage detector e.g., a first voltage monitor
- a reset signal is provided that does not have a high initially precise threshold, but which can be adjusted to improve its precision.
- this reset signal is provided in one embodiment in response to the assertion of a reset detector that has calibration capability (e.g., a second voltage monitor).
- This second voltage monitor operates in an initially un-tuned state, so that its reset threshold does not have high initial precision.
- tuning values for this block may be stored in the flash or other non-volatile memory during manufacture of the device.
- this function is implemented with a comparator that compares the supply voltage (or e.g., a fraction of the supply voltage) to a reference voltage, such as from an internal band-gap voltage circuit.
- a precision reset block is tuned, which can complete process 30 .
- the block that is tuned is the second voltage monitor, e.g., used in step 32 to provide a reset signal that can have low initial precision.
- tuning values held in a non-volatile storage such as flash memory.
- tuning is achieved as described in the following steps.
- step 34 tuning values held in memory are accessed and loaded to temporary storage (such as a register) in order to bring the voltage monitor to the necessary precision.
- step 35 the integrity of data obtained for tuning is evaluated.
- step 36 during the tuning process, the device may operate in a state (e.g., a voltage state) where there is little or no risk of improper operation.
- FIG. 4 depicts an exemplary reset system circuit 40 , according to an embodiment of the present invention.
- the present embodiment provides an improved system level reset method and architecture, which is implemented in an electronic device 400 , for instance, a microcontroller, a flash memory device, another device having flash or other non-volatile memory, various ICs, etc.
- System 40 comprises precision means for setting reset levels, wherein electronic device 400 in which reset system 40 is implemented has either sufficient voltage for proper operation, or is held in reset so that harmful operation therein is deterred. Further, reset system 40 provides protection for a variety of voltage ramping profiles during power up, e.g., for most realistic profiles encountered in a variety of electronic devices such as microcontrollers, devices using flash or other non-volatile memory, various ICs, etc.
- Reset system 40 has a reset controller 41 that provides a device reset signal DRES to hold an electronic device in a reset state (e.g., “in reset”) where a low voltage condition exists, e.g., in its supply voltage Vcc.
- Reset controller 41 provides the DRES signal on the basis of a tiered reset scheme that uses overlapping supply voltage monitors, along with a means of precisely tuning the device's reset thresholds.
- Reset controller provides the DRES signal in response to a reset assert signals from any of the tiered, overlapping voltage monitors.
- Reset controller provides the device reset signal in response to an initial reset assert signal IRES from a low voltage condition reset detector 42 .
- Low voltage condition reset detector 42 provides the reset assert signal IRES upon detecting that a low voltage condition exists, such as occur in a device such as where the device is in a sleep mode to save power, during a period early upon initially energizing its voltage supply, etc.
- Reset signal IRES asserts at low supply voltage, and de-asserts once the supply voltage is sufficiently high.
- low voltage condition reset detector 42 does not employ especially high precision detection and response.
- the trip level for the this block may be relatively imprecisely controlled.
- low voltage condition reset detector 42 is referred to herein as an “initial” or “‘imprecise’ reset detector,” although it is to be appreciated that it can be implemented with precision; such precision is less significant under such low voltage conditions. For instance, it is used to initialize the remainder of the device at power-up and in one embodiment, to provide reset monitoring in the case where all other protection circuitry is disabled; e.g., applications wherein imprecise reset assertion suffices.
- Initializing reset block 42 generates initial reset signal IRES to be used with the device's reset logic (e.g., reset controller 41 ).
- a reset detector block 43 generates a potentially higher precision reset signal PRES.
- Signal PRES asserts at low supply voltages, until a threshold is crossed at a higher voltage, at which PRES then de-asserts.
- the circuitry in block 43 may require higher voltages or more operating time than the initial reset block 42 , e.g., while establishing a trip point more accurately.
- the initial precision of the block may itself be fairly imprecise.
- reset detector block 43 has the ability to be tuned, calibrated, etc.
- tuning and/or other calibration values 422 are stored in the flash or other non-volatile memory 45 , e.g., during manufacture of the device 400 .
- this calibration function is implemented with a comparator 36 that compares the supply voltage Vcc (or e.g., a fraction of Vcc) to a reference voltage (e.g., Vref), such as from an internal band-gap voltage circuit 37 .
- Vref reference voltage
- the boot-up block 44 becomes active once the IRES and PRES signals both de-assert after power-up, e.g., where Vcc has reached a certain threshold level (or e.g., several such levels), higher than the low voltage states at which IRES and/or PRES are asserted.
- Boot-up block 44 tunes the precision reset circuit 43 to its intended accuracy. This is achieved, in one embodiment, with retrieving and applying calibration values stored in the device.
- Boot-up block 44 has means for determining whether the calibration values are valid. Where these calibration values are not valid, a reset signal BRES is asserted. Assertion of signal BRES causes reset controller 41 to generate device reset signal DRES, which leads to a device reset. After passage of some period of time, the boot sequence repeats until the calibration values are determined to be valid.
- a checksumming functionality 48 of boot-up block 44 determines whether the calibration values are valid.
- a set of check values 423 are stored along with calibration values stored in non-volatile memory 45 . The sum of the calibration values 422 and the check values 423 is configured to add up to a pre-determined value, e.g., a checksum. When the calibration values 422 are accessed from the memory with check values 423 , checksum functionality 48 computes their checksum.
- boot-up circuit 44 generates the BRES reset assert signal, causing reset controller 41 to assert the device reset signal DRES to hold the electronic device 400 in reset.
- calibration, checking, related, and other data can be accessed from and provided to a random access memory (RAM) 438 by boot-up circuit 44 .
- RAM random access memory
- boot circuit 44 is capable of operating properly at any voltage above the initial uncalibrated trip levels of the reset monitor blocks 42 and 43 .
- boot circuit 44 comprises logic circuitry and/or components known in the art as capable of operating at lower voltages than more voltage sensitive circuitry, such as flash memory, precision comparators, and similar components, can readily and reliably tolerate.
- reset circuit 40 can be used with other means of providing a reset for a device.
- other (e.g., external and/or separate, etc.) components and/or co-functional systems may exist that are not shown in this diagram.
- device 400 can receive an externally generated reset signal XRES and/or a reset signal CRES, generated by another component 48 therein.
- device 400 can receive a reset signal WRES from a “watchdog” circuit 49 which may assert reset if the circuit does not perform a specified action within a defined period of time.
- signals CRES, WRES, and/or XRES can comprise corresponding reset assert signals, which trigger generation of device reset signal DRES from reset controller 41 .
- FIG. 5 depicts device operational behavior during an exemplary power-up event 50 , according to an embodiment of the present invention.
- exemplary power-up event 500 is characterized with voltage as a function of time with corresponding reset assert signals and a boot-up functionality BU.
- Event 500 depicts behavior exemplary of a device (e.g., electronic device 400 ; FIG. 4 ) during a power-up event, as controlled for instance with embodiments described above (e.g., process 30 , circuit 40 ; FIGS. 3 , 4 , respectively).
- a low voltage reset detector (e.g., “imprecise” detector 42 ; FIG. 4 ) generates an initial reset assert signal IRES, e.g., while voltage is low.
- the uncalibrated PRES reset assert signal overlaps the IRES signal beginning at Tp 1 (e.g., which is after T 1 and before T 2 ).
- a boot-up function BU 1 operates, wherein calibration values are accessed and applied to a precision reset block (e.g., tunable reset detector 43 ; FIG. 4 ).
- applying these calibration values moves the voltage threshold for the PRES reset assert signal higher, e.g., to the calibrated PRES threshold Pcal.
- PRES signal re-asserts (e.g., at Tp 2 ), because supply voltage has not yet reached this newly calibrated level, Pcal.
- the PRES reset assert signal ends, a new boot sequence BU 2 occurs (e.g., during and after an earlier boot sequence BU 1 , Vcc remains below Pcal).
- BU 2 results in no change here (e.g., no BRES signal is asserted), because PRES has already been calibrated.
- the device enters normal operating mode.
- the PRES reset assert signal does not reset its calibration value. This may be desirable in certain system applications.
- FIG. 6 depicts device operational behavior during an exemplary power-up event 600 wherein calibration data fails a boot-up sequence integrity test, according to an embodiment of the present invention.
- Event 600 thus represents an alternative power-up scenario to event 500 ( FIG. 5 ).
- the calibration data fails an integrity test (e.g. checksum) during boot-up sequence BU 1 ′.
- the BRES signal asserts at time Tb 1 .
- the boot sequence repeats at time Tb 2 (e.g., a second boot sequence BU 2 ′ occurs).
- the second boot-up BU 2 ′ passes the data integrity test.
- reset assert signal PRES is tuned with the calibrated value.
- the integrity check during the calibration is significant where the initial precision of the reset blocks that generate IRES and PRES (e.g., reset detectors 42 and 43 respectively; FIG. 4 ) can possibly allow the device to operate its boot sequence without sufficient supply voltage to do so reliably. This can occur for instance when memory storing data for the calibration function may not output correct values at the voltages then present. This can occur where the operating voltage requirements of such memory are close to the operating voltage requirements of the device, wherein sufficient margin for placing the un-calibrated PRES level to avoid possible errors is not present.
- the initial precision of the reset blocks that generate IRES and PRES e.g., reset detectors 42 and 43 respectively; FIG. 4
- the device can possibly allow the device to operate its boot sequence without sufficient supply voltage to do so reliably. This can occur for instance when memory storing data for the calibration function may not output correct values at the voltages then present. This can occur where the operating voltage requirements of such memory are close to the operating voltage requirements of the device, wherein sufficient margin for placing the un-calibrated PRES level to
- an exemplary specified device operating supply voltage is 3V and above.
- the precision reset level is set to 2.9V or less. This setting helps to avoid undesired, inadvertent, etc. reset on, e.g., a transient supply or similar condition.
- Some flash memory blocks nominally operate reliably only at voltages above 2.75V.
- the final (e.g., tuned) PRES reset assert level is set between 2.75V and 2.90V. Initially, it is tolerable in one embodiment to set uncalibrated PRES reset assert signal as high as 3.0V.
- the precision achieved for the reset circuitry may be on the order of ⁇ 7.5%.
- the PRES threshold ranges between approximately 2.60V and 3.0V, effectively a 15% range.
- the initial PRES threshold is approximately 2.60V
- the device can be expected to begin its boot operation at a supply voltage between 2.60 and 2.75V. In this range therefore, flash memory output is not entirely reliable.
- the boot-up circuit e.g., boot-up circuit 44 ; FIG. 4
- reset assert signal BRES to reset the device (e.g., by asserting generation of DRES with reset controller 41 ; FIG. 4 ).
- the flash memory data is then re-tested (e.g., as required) until the data passes the integrity test.
- the precision reset level would be calibrated (e.g. to 2.85V or e.g., another value above 2.75V). Safe device operation is expected once the supply voltage rises above this level.
- the accurately calibrated value ensures that the device is either in reset, or has sufficient voltage for proper operation.
- tiered voltage level reset circuits as described above has a number of advantages. Such precision reset monitor levels can be implemented at low cost and function to avoid the risk of operating a device outside of intended modes. An initially precise reset level is not required. As long as the boot function BU is operable at voltages above the initial reset thresholds (e.g., after time T 2 ), the tiered voltage level schemes described herein configure a device so that it operates with precision reset levels. This is achievable even where elements used in the calibration process (e.g. flash memory) require higher voltages to operate reliably.
- elements used in the calibration process e.g. flash memory
- the device may load calibration numbers from internal storage during initialization.
- the device can monitor the integrity of such settings and assert reset or otherwise restart the calibration process when integrity is suspect.
- the device implementing these embodiments can be operated safely even in the presence of power up voltage profiles that might otherwise lead to faulty operation. Further, these embodiments allow operating voltages to be safely specified very close to the operating voltage limits of the device's blocks, thus possibly extend the range of device operation, e.g., to lower voltages.
- a set of additional values are stored along with calibration values stored in non-volatile memory.
- the sum of the calibration values and the additional values is configured to add up to a pre-determined value, e.g., a checksum.
- the boot-up block e.g., boot-up circuit 44 ; FIG. 4 . computes the checksum.
- the calibration test results are satisfactory (e.g., the calibration test is passed). However, where the expected checksum is not obtained, the calibration test is failed. Where the calibration test is failed, the calibration data is determined to be faulty and the boot-up circuit responsively resets the device by asserting the BRES reset assert signal (e.g., with causing a reset controller to generate the device reset signal DRES).
- Calibration values can thus provide a significant part of an integrity test.
- a process to which the checksum conforms can be generated with a varying number of additional values. This provides additional confidence in the data integrity test.
- the initial reset circuit and the tunable reset circuit are implemented in a unitary block of circuitry, components, etc.
- Various wait or delay times are configurable for following an de-assertion of signals IRES, PRES and/or BRES before starting another boot operation.
- embodiments of the present invention provide a method and circuit for providing a system level reset function for an electronic device, such as a microcontroller.
- An initial reset function is provided under a low voltage condition of supply voltage, such as occur upon first energizing the electronic device.
- a tunable reset function is also provided, which can first be asserted at a voltage level setting less precise than that setting becomes upon tuning.
- a boot-up reset function is provided, which provides its reset function at a voltage level setting that is set according to a calibration. Calibration is based, in one embodiment, on data stored in flash or other non-volatile memory, and in one embodiment involves a checksum operation. The electronic device is held safely in a reset state with any of the initial, tunable, and boot-up reset functions.
Abstract
Description
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/942,523 US7089133B1 (en) | 2003-09-16 | 2004-09-15 | Method and circuit for providing a system level reset function for an electronic device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US50357103P | 2003-09-16 | 2003-09-16 | |
US10/942,523 US7089133B1 (en) | 2003-09-16 | 2004-09-15 | Method and circuit for providing a system level reset function for an electronic device |
Publications (1)
Publication Number | Publication Date |
---|---|
US7089133B1 true US7089133B1 (en) | 2006-08-08 |
Family
ID=36942088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/942,523 Active US7089133B1 (en) | 2003-09-16 | 2004-09-15 | Method and circuit for providing a system level reset function for an electronic device |
Country Status (1)
Country | Link |
---|---|
US (1) | US7089133B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070106915A1 (en) * | 2005-11-04 | 2007-05-10 | Tatung Company | Reset circuit for automatically resetting an MCU upon turning on a power and the method thereof |
US20070174698A1 (en) * | 2005-12-22 | 2007-07-26 | International Business Machines Corporation | Methods and apparatuses for supplying power to processors in multiple processor systems |
US20070182466A1 (en) * | 2006-01-23 | 2007-08-09 | Honeywell International Inc. | Reset detector |
US20070255992A1 (en) * | 2006-04-18 | 2007-11-01 | Yukihiro Sasagawa | Semiconductor integrated circuit system, semiconductor integrated circuit, operating system, and control method for semiconductor integrated circuit |
US20080111593A1 (en) * | 2006-11-15 | 2008-05-15 | Samsung Electronics Co., Ltd. | Power-up reset circuits and semiconductor devices including the same |
US20090102522A1 (en) * | 2007-10-18 | 2009-04-23 | Micron Technology, Inc. | Power on reset circuitry |
US20110175675A1 (en) * | 2007-10-18 | 2011-07-21 | Micron Technology, Inc. | Band-gap reference voltage detection circuit |
US8179193B1 (en) | 2007-03-12 | 2012-05-15 | Cypress Semiconductor Corporation | Intelligent voltage regulator |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5564010A (en) * | 1993-05-24 | 1996-10-08 | Thomson Consumer Electronics, Inc. | Reset signal generator, for generating resets of multiple duration |
US5850156A (en) * | 1996-02-07 | 1998-12-15 | Lucent Technologies Inc. | Processor supervisory circuit and method having increased range of power-on reset signal stability |
US6141764A (en) * | 1996-02-28 | 2000-10-31 | Dallas Semiconductor Corporation | Method for initializing an electronic device using a dual-state power-on-reset circuit |
-
2004
- 2004-09-15 US US10/942,523 patent/US7089133B1/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5564010A (en) * | 1993-05-24 | 1996-10-08 | Thomson Consumer Electronics, Inc. | Reset signal generator, for generating resets of multiple duration |
US5850156A (en) * | 1996-02-07 | 1998-12-15 | Lucent Technologies Inc. | Processor supervisory circuit and method having increased range of power-on reset signal stability |
US6141764A (en) * | 1996-02-28 | 2000-10-31 | Dallas Semiconductor Corporation | Method for initializing an electronic device using a dual-state power-on-reset circuit |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070106915A1 (en) * | 2005-11-04 | 2007-05-10 | Tatung Company | Reset circuit for automatically resetting an MCU upon turning on a power and the method thereof |
US20070174698A1 (en) * | 2005-12-22 | 2007-07-26 | International Business Machines Corporation | Methods and apparatuses for supplying power to processors in multiple processor systems |
US7526674B2 (en) * | 2005-12-22 | 2009-04-28 | International Business Machines Corporation | Methods and apparatuses for supplying power to processors in multiple processor systems |
US20070182466A1 (en) * | 2006-01-23 | 2007-08-09 | Honeywell International Inc. | Reset detector |
US7478232B2 (en) * | 2006-01-23 | 2009-01-13 | Honeywell International Inc. | Reset detector |
US7853844B2 (en) | 2006-04-18 | 2010-12-14 | Panasonic Corporation | Semiconductor integrated circuit system, semiconductor integrated circuit, operating system, and control method for semiconductor integrated circuit |
US20070255992A1 (en) * | 2006-04-18 | 2007-11-01 | Yukihiro Sasagawa | Semiconductor integrated circuit system, semiconductor integrated circuit, operating system, and control method for semiconductor integrated circuit |
US20080111593A1 (en) * | 2006-11-15 | 2008-05-15 | Samsung Electronics Co., Ltd. | Power-up reset circuits and semiconductor devices including the same |
US8786357B1 (en) | 2007-03-12 | 2014-07-22 | Luciano Processing L.L.C. | Intelligent voltage regulator |
US8471609B1 (en) | 2007-03-12 | 2013-06-25 | Luciano Processing L.L.C. | Intelligent power supervisor |
US11237578B2 (en) | 2007-03-12 | 2022-02-01 | Tamiras Per Pte. Ltd., Llc | Intelligent voltage regulator |
US10545519B2 (en) | 2007-03-12 | 2020-01-28 | Tamiras Per Pte. Ltd., Llc | Intelligent voltage regulator |
US8179193B1 (en) | 2007-03-12 | 2012-05-15 | Cypress Semiconductor Corporation | Intelligent voltage regulator |
US8269531B1 (en) * | 2007-03-12 | 2012-09-18 | Cypress Semiconductor Corporation | Programmable power supervisor |
US8278978B1 (en) | 2007-03-12 | 2012-10-02 | Cypress Semiconductor Corporation | Programmable voltage regulator |
US10162774B2 (en) | 2007-03-12 | 2018-12-25 | Tamiras Per Pte. Ltd., Llc | Intelligent voltage regulator |
US8510584B1 (en) | 2007-03-12 | 2013-08-13 | Luciano Processing L.L.C. | Ultra low power sleep mode |
US8680902B1 (en) | 2007-03-12 | 2014-03-25 | Luciano Processing L.L.C. | Programmable power supervisor |
US9429964B2 (en) | 2007-03-12 | 2016-08-30 | Tamiras Per Pte. Ltd., Llc | Intelligent voltage regulator |
US9143027B2 (en) | 2007-03-12 | 2015-09-22 | Luciano Processing L.L.C. | Intelligent power supervisor |
US20090102522A1 (en) * | 2007-10-18 | 2009-04-23 | Micron Technology, Inc. | Power on reset circuitry |
US7564279B2 (en) | 2007-10-18 | 2009-07-21 | Micron Technology, Inc. | Power on reset circuitry in electronic systems |
US8063676B2 (en) | 2007-10-18 | 2011-11-22 | Micron Technology, Inc. | Band-gap reference voltage detection circuit |
US20110175675A1 (en) * | 2007-10-18 | 2011-07-21 | Micron Technology, Inc. | Band-gap reference voltage detection circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7822965B2 (en) | BIOS file switching method and controller device thereof | |
US11662756B2 (en) | Electric devices, integrated circuits, and methods for monitoring voltages | |
US8471609B1 (en) | Intelligent power supervisor | |
US7463992B2 (en) | Method and system to self-test single and multi-core CPU systems | |
US7772910B2 (en) | Internal clock generator, system and method | |
US20050268086A1 (en) | System and method for accessing vital data from memory | |
US7089133B1 (en) | Method and circuit for providing a system level reset function for an electronic device | |
CN111367569A (en) | Memory calibration system and method and readable storage medium | |
US20220276302A1 (en) | System and method for parallel testing of electronic device | |
US8184488B2 (en) | Systems and methods for controlling integrated circuit operation with below ground pin voltage | |
US11062779B2 (en) | Data processing system and data processing method | |
JP2011508318A (en) | Self-configuring multi-regulator ASIC core power supply | |
US7777537B2 (en) | Method for providing a power on reset signal with a logarithmic current compared with a quadratic current | |
US11636907B2 (en) | Integrity verification of lifecycle-state memory using multi-threshold supply voltage detection | |
US10367499B2 (en) | Power supply ready indicator circuit | |
US10489067B2 (en) | Systems and methods for storing information | |
US11641160B1 (en) | Power providing circuit and power providing method thereof | |
US10114437B2 (en) | Portable device and calibration method thereof | |
US10360989B2 (en) | Electronic device with a fuse-read trigger mechanism | |
US11248617B2 (en) | Fan control system | |
US7898270B2 (en) | Circuit for testing internal voltage of semiconductor memory apparatus | |
US20040059905A1 (en) | Method and apparatus for short-power cycle detection | |
US10978162B2 (en) | Method and semiconductor device for protecting a semiconductor integrated circuit from reverse engineering | |
CN109617543B (en) | Method and circuit for accelerating power failure and resetting of accurate control detection threshold | |
CN117271399A (en) | Solid state disk controller and circuit controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WILLIAMS, TIMOTHY;KUTZ, HAROLD;BLOM, ERIC;AND OTHERS;REEL/FRAME:015807/0710;SIGNING DATES FROM 20040914 TO 20040915 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429 Effective date: 20150312 |
|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 Owner name: SPANSION LLC, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:040911/0238 Effective date: 20160811 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470 Effective date: 20150312 |