US7577027B2 - Multi-state memory cell with asymmetric charge trapping - Google Patents
Multi-state memory cell with asymmetric charge trapping Download PDFInfo
- Publication number
- US7577027B2 US7577027B2 US11/432,020 US43202006A US7577027B2 US 7577027 B2 US7577027 B2 US 7577027B2 US 43202006 A US43202006 A US 43202006A US 7577027 B2 US7577027 B2 US 7577027B2
- Authority
- US
- United States
- Prior art keywords
- cell
- trapping layer
- control gate
- substrate
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
- 230000015654 memory Effects 0.000 title claims abstract description 59
- 239000000758 substrate Substances 0.000 claims abstract description 18
- 238000002347 injection Methods 0.000 claims abstract description 8
- 239000007924 injection Substances 0.000 claims abstract description 8
- 150000004767 nitrides Chemical class 0.000 claims abstract description 5
- 239000004020 conductor Substances 0.000 claims description 10
- 239000000463 material Substances 0.000 claims description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 6
- 239000010703 silicon Substances 0.000 claims description 6
- 239000002159 nanocrystal Substances 0.000 claims description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 3
- 239000013642 negative control Substances 0.000 claims 2
- 230000004044 response Effects 0.000 claims 2
- 238000007667 floating Methods 0.000 description 11
- 238000005516 engineering process Methods 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 5
- 230000006870 function Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000006978 adaptation Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000006386 memory function Effects 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7887—Programmable transistors with more than two possible different levels of programmation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7923—Programmable transistors with more than two possible different levels of programmation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
Abstract
A multi-state NAND memory cell is comprised of two drain/source areas in a substrate. An oxide-nitride-oxide structure is formed above the substrate between the drain/source areas. The nitride layer acting as an asymmetric charge trapping layer. A control gate is located above the oxide-nitride-oxide structure. An asymmetrical bias on the drain/source areas causes the drain/source area with the higher voltage to inject an asymmetric distribution hole by gate induced drain leakage injection into the trapping layer substantially adjacent that drain/source area.
Description
This Application is a Divisional of U.S. application Ser. No. 10/785,785, titled “MULTI-STATE MEMROY CELL WITH ASYMMETRIC CHARGE TRAPPING,” filed Feb. 24, 2004, and issued on Jul. 4, 2006 as U.S. Pat. No. 7,072,217 which is commonly assigned and incorporated herein by reference.
The present invention relates generally to memory cells and in particular the present invention relates to multi-state non-volatile memory cells.
Memory devices are available in a variety of styles and sizes. Some memory devices are volatile in nature and cannot retain data without an active power supply. A typical volatile memory is a DRAM which includes memory cells formed as capacitors. A charge, or lack of charge, on the capacitors indicate a binary state of data stored in the memory cell. Dynamic memory devices require more effort to retain data than non-volatile memories, but are typically faster to read and write.
Non-volatile memory devices are also available in different configurations. For example, floating gate memory devices are non-volatile memories that use floating gate transistors to store data. The data is written to the memory cells by changing a threshold voltage of the transistor and is retained when the power is removed. The transistors can be erased to restore the threshold voltage of the transistor. The memory may be arranged in erase blocks where all of the memory cells in an erase block are erased at one time. These non-volatile memory devices are commonly referred to as flash memories.
Flash memories may use floating gate technology or trapping technology. Floating gate cells include source and drain regions that are laterally spaced apart to form an intermediate channel region. The source and drain regions are formed in a common horizontal plane of a silicon substrate. The floating gate, typically made of doped polysilicon, is disposed over the channel region and is electrically isolated from the other cell elements by oxide. The non-volatile memory function for the floating gate technology is created by the absence or presence of charge stored on the isolated floating gate. The trapping technology functions as a non-volatile memory by the absence or presence of charge stored in isolated traps that capture and store electrons or holes.
In order for memory manufacturers to remain competitive, memory designers are constantly trying to increase the density of flash memory devices. Increasing the density of a flash memory device generally requires reducing spacing between memory cells and/or making memory cells smaller. Smaller dimensions of many device elements may cause operational problems with the cell. For example, the channel between the source/drain regions becomes shorter possibly causing severe short channel effects. Additionally, possible charge migration from one corner of the cell to the other becomes more of a concern with smaller cell size.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for higher density memory devices.
In the following detailed description of the invention, reference is made to the accompanying drawings that form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The terms wafer or substrate, used in the following description, include any base semiconductor structure. Both are to be understood as including silicon-on-sapphire (SOS) technology, silicon-on-insulator (SOI) technology, thin film transistor (TFT) technology, doped and undoped semiconductors, epitaxial layers of a silicon supported by a base semiconductor structure, as well as other semiconductor structures well known to one skilled in the art. Furthermore, when reference is made to a wafer or substrate in the following description, previous process steps may have been utilized to form regions/junctions in the base semiconductor structure, and terms wafer or substrate include the underlying layers containing such regions/junctions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims and equivalents thereof.
The charge on a floating gate memory forms a Gaussian surface that spreads across the floating gate. The charge in a trapping based memory of the present invention is localized and does not spread. This property permits asymmetric charge and the ability to form multi-state cells.
In one embodiment, the drain and source regions 105 and 107 are n-type conductive material while the substrate 101 is a p-type conductive material. In an alternate embodiment, these conductive material types are switched.
Above the channel between the drain/ source regions 105 and 107 is an oxide-nitride-oxide (ONO) structure 103, 109, and 111. The nitride layer 103 is isolated from the substrate by a first oxide layer 111 and from a control gate 100 by a second oxide layer 109. The nitride layer 103 is the trapping layer that stores the asymmetric charges of the present invention. The present invention is not limited to any certain quantity of dielectric and/or trapping layers.
The present invention is also not limited in the composition of the dielectric/trapping layers. In one embodiment, the oxide material can be aluminum oxide. The trapping layer may be a silicon nanocrystal material. Alternate embodiments use other types of dielectric materials and/or other trapping layer materials.
The embodiment of FIG. 1 illustrates the programming of one data bit in the left side of the trapping layer 103. This is accomplished by applying a relatively high negative voltage to the control gate 100. This voltage turns off the channel in order to prevent leakage from the drain region 105 to the source region 107. In one embodiment, the gate voltage is between −10V and −15V. Alternate embodiments may use other gate voltage ranges.
An asymmetric bias is applied to the drain 105 and source regions 107. In one embodiment, a positive 5V is applied to the drain region 105 and the source region 107 is grounded (i.e., 0V). The large potential on the left side of the junction from both the gate 100 and junction field causes a gate induced drain leakage (GIDL) condition that injects holes into the trapping layer 103 near the left junction. The injected holes neutralize the electrons from a previous erased condition thus resulting in a reduced threshold voltage.
The right junction has a reduced field since the junction bias is zero. This results in a bias condition that does not inject holes. The electrons on the right side of the channel are not compensated by holes thus resulting in the initial programmed or erased condition remaining.
An asymmetric bias is applied to the drain 107 and source regions 105. In one embodiment, a positive 5V is applied to the drain region 107 and the source region 105 is grounded (i.e., 0V). The large potential on the right side of the junction from both the gate 100 and junction field causes a GIDL condition that injects holes into the trapping layer 103 near the right junction. The injected holes neutralize the electrons from a previous erased condition thus resulting in a reduced threshold voltage.
The left junction has a reduced field since the junction bias is zero. This results in a bias condition that does not inject holes. The electrons on the left side of the channel are not compensated by holes thus resulting in the above-described programmed condition remaining.
The right data bit 502 is read using an inverse process. In this embodiment, the left drain/source region 503 is grounded while the right source/drain region 501 has a relatively high voltage applied (e.g., 1-3V). VG in this read embodiment is also in the range of 3-6V. Alternate embodiments may use other voltages and voltage ranges.
The portion of the NAND memory array of FIG. 6 is comprised of two columns 601 and 602 of multi-state NAND memory cells as described above. One column 601 is selected while the second column 602 is unselected. The selected column 601 is comprised of a select gate 605 for the drain voltage, Vd, and a select gate 606 for the source voltage Vs. The selected column 601 is also comprised of three multi-state NAND memory cells 610-612 that are connected to control gate voltages VWL1-VWL3 respectively. The columns of FIG. 6 are for purposes of illustration only since a real memory column is comprised of a substantially larger quantity of cells.
Referring to the voltage table of FIG. 7 , two versions of an erase operation are illustrated. In one option, as described above, the drain and source voltages, Vd and Vs, are 0V and the control gate voltage, VH, are in the range of 10-20V. In this embodiment, the control gates of the select gates 605 and 606 are connected to VH/2. Other erase operation embodiments may use GIDL hole injection from both sides of the array simultaneously.
The second option for an erase operation leaves the drain and source connections floating as an open connection (O/C). In this embodiment, the select gates 605 and 606 are also floating.
During a program operation of the left bit in the middle cell 611, VWL2 is −VH (e.g., −10 to −20V), Vd is VDP (e.g., 3 to 6V), and VS is connected to ground. The control gates of the select gates 605 and 606 are connected to VX1 and the control gates of the other cells 610 and 612 in the column 601 are connected to VX2. In one embodiment VX1 is approximately equal to VX2 which is approximately equal to VDP+VT. VT is the threshold voltage of the cell as is well known in the art. The program operation of the right bit in the middle cell 611 uses substantially the same voltages as the left bit but in this case VS is connected to VDP and Vd is connected to ground. Alternate embodiments use other embodiments to achieve substantially similar results.
During a read operation of the left bit in the middle cell 611, VWL2 is VR (e.g., 3-6 V), Vd is VDR, and VS is connected to ground. The control gates of the select gates 605 and 606 are connected to VY1 and the control gates of the other cells 610 and 612 in the column 601 are connected to VY2. In one embodiment, VY1 is approximately equal to VY2 which is approximately equal to VDR+VT where VDR in the range of 4-6V. The read operation of the right bit in the middle cell 611 uses substantially the same voltages as the left bit but in this case VS is connected to ground and Vd is connected to VDR. Alternate embodiments use other embodiments to achieve substantially similar results.
The memory device includes an array of memory cells 830. In one embodiment, the memory cells are non-volatile floating-gate memory cells and the memory array 830 is arranged in banks of rows and columns.
An address buffer circuit 840 is provided to latch address signals provided on address input connections A0-Ax 842. Address signals are received and decoded by a row decoder 844 and a column decoder 846 to access the memory array 830. It will be appreciated by those skilled in the art, with the benefit of the present description, that the number of address input connections depends on the density and architecture of the memory array 830. That is, the number of addresses increases with both increased memory cell counts and increased bank and block counts.
The memory device 800 reads data in the memory array 830 by sensing voltage or current changes in the memory array columns using sense/buffer circuitry 850. The sense/buffer circuitry, in one embodiment, is coupled to read and latch a row of data from the memory array 830. Data input and output buffer circuitry 860 is included for bi-directional data communication over a plurality of data connections 862 with the controller 810). Write circuitry 855 is provided to write data to the memory array.
The flash memory device illustrated in FIG. 8 has been simplified to facilitate a basic understanding of the features of the memory. A more detailed understanding of internal circuitry and functions of flash memories are known to those skilled in the art.
In summary, the multi-state NAND cell of the present invention is a trapping based memory that allows asymmetric charges to be stored, thereby providing storage for two data bits. The memory cell provides high memory density, low power operation, and improved reliability due to the trapping function.
Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Many adaptations of the invention will be apparent to those of ordinary skill in the art. Accordingly, this application is intended to cover any adaptations or variations of the invention. It is manifestly intended that this invention be limited only by the following claims and equivalents thereof.
Claims (18)
1. A multi-state NAND memory cell comprising:
a substrate comprising a first conductive material;
first and second active areas within the substrate, the first and second active areas comprised of a second conductive material;
a control gate above and between the first and second active areas, the control gate comprising an extension; and
a discontinuous trapping layer between the control gate and the substrate such that the trapping layer is isolated from the control gate by a first dielectric layer and from the substrate by a continuous second dielectric layer and the control gate extension extends into and separates the trapping layer but not the continuous second dielectric layer, wherein the trapping layer is configured for asymmetrical charge trapping, in response to asymmetrical biasing of the first and second active areas and a negative control gate voltage of between −10V and −15V, of a first data bit adjacent the first active area and a second data bit adjacent the second active area.
2. The cell of claim 1 wherein the first conductive material comprises p-type conductive material.
3. The cell of claim 1 wherein the second conductive material comprises n-type conductive material.
4. The cell of claim 1 wherein the first active area is a drain region and the second active area is a source region.
5. The cell of claim 1 wherein the first dielectric layer is comprised of an aluminum oxide material.
6. The cell of claim 1 wherein the second dielectric layer is comprised of an aluminum oxide material.
7. The cell of claim 1 wherein the trapping layer is comprised of a nitride material.
8. The cell of claim 1 wherein the trapping layer is a silicon nanocrystal material.
9. The cell of claim 1 wherein the trapping layer is capable of erasure by gate induced drain leakage hole injection.
10. The cell of claim 1 wherein the trapping layer is capable of being programmed by gate induced drain leakage hole injection.
11. The cell of claim 1 wherein the trapping layer is capable of erasure by electron injection.
12. The cell of claim 1 wherein the trapping layer is capable of being programmed by electron injection.
13. A multi-state NAND memory cell comprising:
a substrate comprising p-type silicon;
first and second drain/source regions within the substrate, the first and second drain/source regions comprised of n-type conductive material;
a control gate above and between the first and second drain/source regions, the control gate having an extension; and
a discontinuous trapping layer between the control gate and the substrate such that the trapping layer is isolated from the control gate by a first dielectric layer and from the substrate by a continuous second dielectric layer, wherein the trapping layer is divided into a plurality of sections by the extension of the control gate such that each section holds a charge separate from the other sections and further wherein the continuous second dielectric layer is not divided by the extension and wherein the trapping layer is configured for asymmetrical charge trapping only in response to asymmetrical biasing of the first and second active areas and a negative control gate voltage of between −10V and −15V.
14. The cell of claim 13 wherein the trapping layer is adapted to be erased and programmed by electron injection.
15. The cell of claim 13 wherein the trapping layer is adapted to be erased and programmed by gate induced drain leakage hole injection.
16. The cell of claim 13 wherein the trapping layer is comprised of one of nitride or silicon nanocrystals.
17. The cell of claim 13 wherein the trapping layer is divided into a pair of sections substantially symmetrically located on either side of the extension of the control gate.
18. The cell of claim 13 wherein the trapping layer is isolated from the substrate and the control gate by layers of oxide.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/432,020 US7577027B2 (en) | 2004-02-24 | 2006-05-11 | Multi-state memory cell with asymmetric charge trapping |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/785,785 US7072217B2 (en) | 2004-02-24 | 2004-02-24 | Multi-state memory cell with asymmetric charge trapping |
US11/432,020 US7577027B2 (en) | 2004-02-24 | 2006-05-11 | Multi-state memory cell with asymmetric charge trapping |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/785,785 Division US7072217B2 (en) | 2004-02-24 | 2004-02-24 | Multi-state memory cell with asymmetric charge trapping |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060203555A1 US20060203555A1 (en) | 2006-09-14 |
US7577027B2 true US7577027B2 (en) | 2009-08-18 |
Family
ID=34861685
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/785,785 Active 2024-09-11 US7072217B2 (en) | 2004-02-24 | 2004-02-24 | Multi-state memory cell with asymmetric charge trapping |
US11/432,019 Active 2025-01-13 US7616482B2 (en) | 2004-02-24 | 2006-05-11 | Multi-state memory cell with asymmetric charge trapping |
US11/432,020 Expired - Fee Related US7577027B2 (en) | 2004-02-24 | 2006-05-11 | Multi-state memory cell with asymmetric charge trapping |
US12/581,674 Expired - Lifetime US7911837B2 (en) | 2004-02-24 | 2009-10-19 | Multi-state memory cell with asymmetric charge trapping |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/785,785 Active 2024-09-11 US7072217B2 (en) | 2004-02-24 | 2004-02-24 | Multi-state memory cell with asymmetric charge trapping |
US11/432,019 Active 2025-01-13 US7616482B2 (en) | 2004-02-24 | 2006-05-11 | Multi-state memory cell with asymmetric charge trapping |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/581,674 Expired - Lifetime US7911837B2 (en) | 2004-02-24 | 2009-10-19 | Multi-state memory cell with asymmetric charge trapping |
Country Status (7)
Country | Link |
---|---|
US (4) | US7072217B2 (en) |
EP (2) | EP1719185A1 (en) |
JP (2) | JP4866835B2 (en) |
KR (1) | KR100852849B1 (en) |
CN (1) | CN1922737B (en) |
TW (1) | TWI267990B (en) |
WO (1) | WO2005083797A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9099394B2 (en) | 2011-10-27 | 2015-08-04 | International Business Machines Corporation | Non-volatile memory structure employing high-k gate dielectric and metal gate |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6804502B2 (en) | 2001-10-10 | 2004-10-12 | Peregrine Semiconductor Corporation | Switch circuit and method of switching radio frequency signals |
EP1774620B1 (en) | 2004-06-23 | 2014-10-01 | Peregrine Semiconductor Corporation | Integrated rf front end |
US7170785B2 (en) * | 2004-09-09 | 2007-01-30 | Macronix International Co., Ltd. | Method and apparatus for operating a string of charge trapping memory cells |
US7307888B2 (en) * | 2004-09-09 | 2007-12-11 | Macronix International Co., Ltd. | Method and apparatus for operating nonvolatile memory in a parallel arrangement |
US7247907B2 (en) * | 2005-05-20 | 2007-07-24 | Silicon Storage Technology, Inc. | Bidirectional split gate NAND flash memory structure and array, method of programming, erasing and reading thereof, and method of manufacturing |
US7485526B2 (en) * | 2005-06-17 | 2009-02-03 | Micron Technology, Inc. | Floating-gate structure with dielectric component |
US20080076371A1 (en) | 2005-07-11 | 2008-03-27 | Alexander Dribinsky | Circuit and method for controlling charge injection in radio frequency switches |
US8742502B2 (en) | 2005-07-11 | 2014-06-03 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction |
US7910993B2 (en) * | 2005-07-11 | 2011-03-22 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink |
US9653601B2 (en) | 2005-07-11 | 2017-05-16 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction |
US7890891B2 (en) * | 2005-07-11 | 2011-02-15 | Peregrine Semiconductor Corporation | Method and apparatus improving gate oxide reliability by controlling accumulated charge |
USRE48965E1 (en) | 2005-07-11 | 2022-03-08 | Psemi Corporation | Method and apparatus improving gate oxide reliability by controlling accumulated charge |
US7489546B2 (en) * | 2005-12-20 | 2009-02-10 | Micron Technology, Inc. | NAND architecture memory devices and operation |
US7450422B2 (en) * | 2006-05-11 | 2008-11-11 | Micron Technology, Inc. | NAND architecture memory devices and operation |
US7525841B2 (en) * | 2006-06-14 | 2009-04-28 | Micron Technology, Inc. | Programming method for NAND flash |
US7551467B2 (en) * | 2006-08-04 | 2009-06-23 | Micron Technology, Inc. | Memory device architectures and operation |
JP2008166528A (en) * | 2006-12-28 | 2008-07-17 | Spansion Llc | Semiconductor device and its manufacturing method |
US7898863B2 (en) * | 2007-08-01 | 2011-03-01 | Micron Technology, Inc. | Method, apparatus, and system for improved read operation in memory |
US8320191B2 (en) | 2007-08-30 | 2012-11-27 | Infineon Technologies Ag | Memory cell arrangement, method for controlling a memory cell, memory array and electronic device |
EP2255443B1 (en) | 2008-02-28 | 2012-11-28 | Peregrine Semiconductor Corporation | Method and apparatus for use in digitally tuning a capacitor in an integrated circuit device |
US8643079B2 (en) | 2008-05-05 | 2014-02-04 | Micron Technology, Inc. | Nanocrystal formation using atomic layer deposition and resulting apparatus |
US7692972B1 (en) | 2008-07-22 | 2010-04-06 | Actel Corporation | Split gate memory cell for programmable circuit device |
KR101569894B1 (en) * | 2008-11-12 | 2015-11-17 | 삼성전자주식회사 | Program method of non-volatile memory device |
JP5275052B2 (en) * | 2009-01-08 | 2013-08-28 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US8723260B1 (en) | 2009-03-12 | 2014-05-13 | Rf Micro Devices, Inc. | Semiconductor radio frequency switch with body contact |
US8829967B2 (en) | 2012-06-27 | 2014-09-09 | Triquint Semiconductor, Inc. | Body-contacted partially depleted silicon on insulator transistor |
US8729952B2 (en) | 2012-08-16 | 2014-05-20 | Triquint Semiconductor, Inc. | Switching device with non-negative biasing |
US9590674B2 (en) | 2012-12-14 | 2017-03-07 | Peregrine Semiconductor Corporation | Semiconductor devices with switchable ground-body connection |
US8847672B2 (en) | 2013-01-15 | 2014-09-30 | Triquint Semiconductor, Inc. | Switching device with resistive divider |
US9214932B2 (en) | 2013-02-11 | 2015-12-15 | Triquint Semiconductor, Inc. | Body-biased switching device |
US8923782B1 (en) | 2013-02-20 | 2014-12-30 | Triquint Semiconductor, Inc. | Switching device with diode-biased field-effect transistor (FET) |
US8977217B1 (en) | 2013-02-20 | 2015-03-10 | Triquint Semiconductor, Inc. | Switching device with negative bias circuit |
US9203396B1 (en) | 2013-02-22 | 2015-12-01 | Triquint Semiconductor, Inc. | Radio frequency switch device with source-follower |
US20150236798A1 (en) | 2013-03-14 | 2015-08-20 | Peregrine Semiconductor Corporation | Methods for Increasing RF Throughput Via Usage of Tunable Filters |
US9406695B2 (en) | 2013-11-20 | 2016-08-02 | Peregrine Semiconductor Corporation | Circuit and method for improving ESD tolerance and switching speed |
US9379698B2 (en) | 2014-02-04 | 2016-06-28 | Triquint Semiconductor, Inc. | Field effect transistor switching circuit |
US9831857B2 (en) | 2015-03-11 | 2017-11-28 | Peregrine Semiconductor Corporation | Power splitter with programmable output phase shift |
US9972392B2 (en) | 2015-03-21 | 2018-05-15 | NEO Semiconductor, Inc. | SONOS byte-erasable EEPROM |
US9948281B2 (en) | 2016-09-02 | 2018-04-17 | Peregrine Semiconductor Corporation | Positive logic digitally tunable capacitor |
US10505530B2 (en) | 2018-03-28 | 2019-12-10 | Psemi Corporation | Positive logic switch with selectable DC blocking circuit |
US10236872B1 (en) | 2018-03-28 | 2019-03-19 | Psemi Corporation | AC coupling modules for bias ladders |
US10886911B2 (en) | 2018-03-28 | 2021-01-05 | Psemi Corporation | Stacked FET switch bias ladders |
US11211399B2 (en) | 2019-08-15 | 2021-12-28 | Micron Technology, Inc. | Electronic apparatus with an oxide-only tunneling structure by a select gate tier, and related methods |
US11476849B2 (en) | 2020-01-06 | 2022-10-18 | Psemi Corporation | High power positive logic switch |
WO2021246825A1 (en) * | 2020-06-05 | 2021-12-09 | 한양대학교 산학협력단 | Three-dimensional flash memory based on ferroelectric material and operating method thereof |
Citations (95)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4184207A (en) | 1978-01-27 | 1980-01-15 | Texas Instruments Incorporated | High density floating gate electrically programmable ROM |
US4330930A (en) | 1980-02-12 | 1982-05-25 | General Instrument Corp. | Electrically alterable read only memory semiconductor device made by low pressure chemical vapor deposition process |
US4420504A (en) | 1980-12-22 | 1983-12-13 | Raytheon Company | Programmable read only memory |
US4755864A (en) | 1984-12-25 | 1988-07-05 | Kabushiki Kaisha Toshiba | Semiconductor read only memory device with selectively present mask layer |
US4881114A (en) | 1986-05-16 | 1989-11-14 | Actel Corporation | Selectively formable vertical diode circuit element |
US5241496A (en) | 1991-08-19 | 1993-08-31 | Micron Technology, Inc. | Array of read-only memory cells, eacch of which has a one-time, voltage-programmable antifuse element constructed within a trench shared by a pair of cells |
US5330930A (en) | 1992-12-31 | 1994-07-19 | Chartered Semiconductor Manufacturing Pte Ltd. | Formation of vertical polysilicon resistor having a nitride sidewall for small static RAM cell |
US5378647A (en) | 1993-10-25 | 1995-01-03 | United Microelectronics Corporation | Method of making a bottom gate mask ROM device |
US5379253A (en) | 1992-06-01 | 1995-01-03 | National Semiconductor Corporation | High density EEPROM cell array with novel programming scheme and method of manufacture |
US5397725A (en) | 1993-10-28 | 1995-03-14 | National Semiconductor Corporation | Method of controlling oxide thinning in an EPROM or flash memory array |
US5467305A (en) | 1992-03-12 | 1995-11-14 | International Business Machines Corporation | Three-dimensional direct-write EEPROM arrays and fabrication methods |
US5576236A (en) | 1995-06-28 | 1996-11-19 | United Microelectronics Corporation | Process for coding and code marking read-only memory |
US5768192A (en) | 1996-07-23 | 1998-06-16 | Saifun Semiconductors, Ltd. | Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping |
US5792697A (en) | 1997-01-07 | 1998-08-11 | United Microelectronics Corporation | Method for fabricating a multi-stage ROM |
US5801401A (en) | 1997-01-29 | 1998-09-01 | Micron Technology, Inc. | Flash memory with microcrystalline silicon carbide film floating gate |
US5858841A (en) | 1997-01-20 | 1999-01-12 | United Microelectronics Corporation | ROM device having memory units arranged in three dimensions, and a method of making the same |
US5911106A (en) | 1996-08-29 | 1999-06-08 | Nec Corporation | Semiconductor memory device and fabrication thereof |
US5946558A (en) | 1997-02-05 | 1999-08-31 | United Microelectronics Corp. | Method of making ROM components |
US5966603A (en) | 1997-06-11 | 1999-10-12 | Saifun Semiconductors Ltd. | NROM fabrication method with a periphery portion |
US5994745A (en) | 1994-04-08 | 1999-11-30 | United Microelectronics Corp. | ROM device having shaped gate electrodes and corresponding code implants |
US6011725A (en) | 1997-08-01 | 2000-01-04 | Saifun Semiconductors, Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US6028342A (en) | 1996-11-22 | 2000-02-22 | United Microelectronics Corp. | ROM diode and a method of making the same |
US6030871A (en) | 1998-05-05 | 2000-02-29 | Saifun Semiconductors Ltd. | Process for producing two bit ROM cell utilizing angled implant |
US6044022A (en) | 1999-02-26 | 2000-03-28 | Tower Semiconductor Ltd. | Programmable configuration for EEPROMS including 2-bit non-volatile memory cell arrays |
US6081456A (en) | 1999-02-04 | 2000-06-27 | Tower Semiconductor Ltd. | Bit line control circuit for a memory array using 2-bit non-volatile memory cells |
US6108240A (en) | 1999-02-04 | 2000-08-22 | Tower Semiconductor Ltd. | Implementation of EEPROM using intermediate gate voltage to avoid disturb conditions |
US6134156A (en) | 1999-02-04 | 2000-10-17 | Saifun Semiconductors Ltd. | Method for initiating a retrieval procedure in virtual ground arrays |
US6133102A (en) | 1998-06-19 | 2000-10-17 | Wu; Shye-Lin | Method of fabricating double poly-gate high density multi-state flat mask ROM cells |
US6147904A (en) | 1999-02-04 | 2000-11-14 | Tower Semiconductor Ltd. | Redundancy method and structure for 2-bit non-volatile memory cells |
US6157570A (en) | 1999-02-04 | 2000-12-05 | Tower Semiconductor Ltd. | Program/erase endurance of EEPROM memory cells |
US6172396B1 (en) | 1998-02-03 | 2001-01-09 | Worldwide Semiconductor Manufacturing Corp. | ROM structure and method of manufacture |
US6175523B1 (en) | 1999-10-25 | 2001-01-16 | Advanced Micro Devices, Inc | Precharging mechanism and method for NAND-based flash memory devices |
US6174758B1 (en) | 1999-03-03 | 2001-01-16 | Tower Semiconductor Ltd. | Semiconductor chip having fieldless array with salicide gates and methods for making same |
US6181597B1 (en) | 1999-02-04 | 2001-01-30 | Tower Semiconductor Ltd. | EEPROM array using 2-bit non-volatile memory cells with serial read operations |
US6184089B1 (en) | 1999-01-27 | 2001-02-06 | United Microelectronics Corp. | Method of fabricating one-time programmable read only memory |
US6201737B1 (en) | 2000-01-28 | 2001-03-13 | Advanced Micro Devices, Inc. | Apparatus and method to characterize the threshold distribution in an NROM virtual ground array |
US6204529B1 (en) | 1999-08-27 | 2001-03-20 | Hsing Lan Lung | 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate |
US6208557B1 (en) | 1999-05-21 | 2001-03-27 | National Semiconductor Corporation | EPROM and flash memory cells with source-side injection and a gate dielectric that traps hot electrons during programming |
US6207504B1 (en) | 1998-07-29 | 2001-03-27 | United Semiconductor Corp. | Method of fabricating flash erasable programmable read only memory |
US6215702B1 (en) | 2000-02-16 | 2001-04-10 | Advanced Micro Devices, Inc. | Method of maintaining constant erasing speeds for non-volatile memory cells |
US6218695B1 (en) | 1999-06-28 | 2001-04-17 | Tower Semiconductor Ltd. | Area efficient column select circuitry for 2-bit non-volatile memory cells |
US6222768B1 (en) | 2000-01-28 | 2001-04-24 | Advanced Micro Devices, Inc. | Auto adjusting window placement scheme for an NROM virtual ground array |
US20010001075A1 (en) | 1997-03-25 | 2001-05-10 | Vantis Corporation | Process for fabricating semiconductor memory device with high data retention including silicon nitride etch stop layer formed at high temperature with low hydrogen ion concentration |
US6240020B1 (en) | 1999-10-25 | 2001-05-29 | Advanced Micro Devices | Method of bitline shielding in conjunction with a precharging scheme for nand-based flash memory devices |
US6243300B1 (en) | 2000-02-16 | 2001-06-05 | Advanced Micro Devices, Inc. | Substrate hole injection for neutralizing spillover charge generated during programming of a non-volatile memory cell |
US20010004332A1 (en) | 1998-05-20 | 2001-06-21 | Saifun Semiconductors Ltd. | NROM cell with improved programming, erasing and cycling |
US6251731B1 (en) | 1998-08-10 | 2001-06-26 | Acer Semiconductor Manufacturing, Inc. | Method for fabricating high-density and high-speed nand-type mask roms |
US6256231B1 (en) | 1999-02-04 | 2001-07-03 | Tower Semiconductor Ltd. | EEPROM array using 2-bit non-volatile memory cells and method of implementing same |
US6255166B1 (en) | 1999-08-05 | 2001-07-03 | Aalo Lsi Design & Device Technology, Inc. | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
US6266281B1 (en) | 2000-02-16 | 2001-07-24 | Advanced Micro Devices, Inc. | Method of erasing non-volatile memory cells |
US6269023B1 (en) | 2000-05-19 | 2001-07-31 | Advanced Micro Devices, Inc. | Method of programming a non-volatile memory cell using a current limiter |
US6272043B1 (en) | 2000-01-28 | 2001-08-07 | Advanced Micro Devices, Inc. | Apparatus and method of direct current sensing from source side in a virtual ground array |
US6275414B1 (en) | 2000-05-16 | 2001-08-14 | Advanced Micro Devices, Inc. | Uniform bitline strapping of a non-volatile memory cell |
US6282118B1 (en) | 2000-10-06 | 2001-08-28 | Macronix International Co. Ltd. | Nonvolatile semiconductor memory device |
US6288943B1 (en) | 2000-07-12 | 2001-09-11 | Taiwan Semiconductor Manufacturing Corporation | Method for programming and reading 2-bit p-channel ETOX-cells with non-connecting HSG islands as floating gate |
US6291854B1 (en) | 1999-12-30 | 2001-09-18 | United Microelectronics Corp. | Electrically erasable and programmable read only memory device and manufacturing therefor |
US6297096B1 (en) | 1997-06-11 | 2001-10-02 | Saifun Semiconductors Ltd. | NROM fabrication method |
US6303436B1 (en) | 1999-09-21 | 2001-10-16 | Mosel Vitelic, Inc. | Method for fabricating a type of trench mask ROM cell |
US6327174B1 (en) | 2000-02-14 | 2001-12-04 | United Microelectronics Corp. | Method of manufacturing mask read-only memory cell |
US6348711B1 (en) | 1998-05-20 | 2002-02-19 | Saifun Semiconductors Ltd. | NROM cell with self-aligned programming and erasure areas |
US6417053B1 (en) | 2001-11-20 | 2002-07-09 | Macronix International Co., Ltd. | Fabrication method for a silicon nitride read-only memory |
US6421275B1 (en) | 2002-01-22 | 2002-07-16 | Macronix International Co. Ltd. | Method for adjusting a reference current of a flash nitride read only memory (NROM) and device thereof |
US6429063B1 (en) | 1999-10-26 | 2002-08-06 | Saifun Semiconductors Ltd. | NROM cell with generally decoupled primary and secondary injection |
US6432778B1 (en) | 2001-08-07 | 2002-08-13 | Macronix International Co. Ltd. | Method of forming a system on chip (SOC) with nitride read only memory (NROM) |
US20020142569A1 (en) | 2001-03-29 | 2002-10-03 | Chang Kent Kuohua | Method for fabricating a nitride read-only -memory (nrom) |
US20020146885A1 (en) | 2001-04-04 | 2002-10-10 | Chia-Hsing Chen | Method of fabricating a nitride read only memory cell |
US20020151138A1 (en) | 2001-04-13 | 2002-10-17 | Chien-Hung Liu | Method for fabricating an NROM |
US6468864B1 (en) | 2001-06-21 | 2002-10-22 | Macronix International Co., Ltd. | Method of fabricating silicon nitride read only memory |
US6469342B1 (en) | 2001-10-29 | 2002-10-22 | Macronix International Co., Ltd. | Silicon nitride read only memory that prevents antenna effect |
US6487050B1 (en) | 1999-02-22 | 2002-11-26 | Seagate Technology Llc | Disc drive with wear-resistant ramp coating of carbon nitride or metal nitride |
US6486028B1 (en) | 2001-11-20 | 2002-11-26 | Macronix International Co., Ltd. | Method of fabricating a nitride read-only-memory cell vertical structure |
US20020177275A1 (en) | 2001-05-28 | 2002-11-28 | Chien-Hung Liu | Fabrication method for a silicon nitride read-only memory |
US20020182829A1 (en) | 2001-05-31 | 2002-12-05 | Chia-Hsing Chen | Method for forming nitride read only memory with indium pocket region |
US6498377B1 (en) | 2002-03-21 | 2002-12-24 | Macronix International, Co., Ltd. | SONOS component having high dielectric property |
US6514831B1 (en) | 2001-11-14 | 2003-02-04 | Macronix International Co., Ltd. | Nitride read only memory cell |
US20030032243A1 (en) | 2001-08-13 | 2003-02-13 | Seiki Ogura | Twin NAND device structure, array operations and fabrication method |
US6531887B2 (en) | 2001-06-01 | 2003-03-11 | Macronix International Co., Ltd. | One cell programmable switch using non-volatile cell |
US6545309B1 (en) | 2002-03-11 | 2003-04-08 | Macronix International Co., Ltd. | Nitride read-only memory with protective diode and operating method thereof |
US20030067807A1 (en) | 2001-09-28 | 2003-04-10 | Hung-Sui Lin | Erasing method for p-channel NROM |
US6552387B1 (en) | 1997-07-30 | 2003-04-22 | Saifun Semiconductors Ltd. | Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US20030080370A1 (en) | 2001-10-31 | 2003-05-01 | Eliyahou Harari | Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements |
US6559013B1 (en) | 2002-06-20 | 2003-05-06 | Macronix International Co., Ltd. | Method for fabricating mask ROM device |
US6576511B2 (en) | 2001-05-02 | 2003-06-10 | Macronix International Co., Ltd. | Method for forming nitride read only memory |
US6580630B1 (en) | 2002-04-02 | 2003-06-17 | Macronix International Co., Ltd. | Initialization method of P-type silicon nitride read only memory |
US6580135B2 (en) | 2001-06-18 | 2003-06-17 | Macronix International Co., Ltd. | Silicon nitride read only memory structure and method of programming and erasure |
US20030117861A1 (en) | 2001-12-20 | 2003-06-26 | Eduardo Maayan | NROM NOR array |
US6602805B2 (en) | 2000-12-14 | 2003-08-05 | Macronix International Co., Ltd. | Method for forming gate dielectric layer in NROM |
US6607957B1 (en) | 2002-07-31 | 2003-08-19 | Macronix International Co., Ltd. | Method for fabricating nitride read only memory |
US6610586B1 (en) | 2002-09-04 | 2003-08-26 | Macronix International Co., Ltd. | Method for fabricating nitride read-only memory |
US6617204B2 (en) | 2001-08-13 | 2003-09-09 | Macronix International Co., Ltd. | Method of forming the protective film to prevent nitride read only memory cell charging |
US20040000689A1 (en) * | 2002-06-28 | 2004-01-01 | Erh-Kun Lai | Dual-bit MONOS/SONOS memory structure with non-continuous floating gate |
US6706599B1 (en) * | 2003-03-20 | 2004-03-16 | Motorola, Inc. | Multi-bit non-volatile memory device and method therefor |
US6774433B2 (en) | 2001-12-27 | 2004-08-10 | Samsung Electronics Co., Ltd. | Non-volatile memory device with diffusion layer |
US6829175B2 (en) | 2002-09-09 | 2004-12-07 | Macronix International Co., Ltd. | Erasing method for non-volatile memory |
US6949788B2 (en) * | 1999-12-17 | 2005-09-27 | Sony Corporation | Nonvolatile semiconductor memory device and method for operating the same |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US622768A (en) * | 1899-04-11 | hellwig | ||
US649877A (en) * | 1899-11-22 | 1900-05-15 | William G Shedd | Measure for liquid gold. |
JPH07120720B2 (en) * | 1987-12-17 | 1995-12-20 | 三菱電機株式会社 | Nonvolatile semiconductor memory device |
US5357462A (en) * | 1991-09-24 | 1994-10-18 | Kabushiki Kaisha Toshiba | Electrically erasable and programmable non-volatile semiconductor memory with automatic write-verify controller |
US6097059A (en) * | 1996-12-27 | 2000-08-01 | Sanyo Electric Co., Ltd. | Transistor, transistor array, method for manufacturing transistor array, and nonvolatile semiconductor memory |
KR100331545B1 (en) * | 1998-07-22 | 2002-04-06 | 윤종용 | Method of forming multi-layered titanium nitride film by multi-step chemical vapor deposition process and method of manufacturing semiconductor device using the same |
JP2000334976A (en) * | 1999-05-31 | 2000-12-05 | Canon Inc | Ink jet recorder, ink supplying device and method for supplying ink |
FR2799570B1 (en) * | 1999-10-08 | 2001-11-16 | Itt Mfg Enterprises Inc | IMPROVED ELECTRICAL SWITCH WITH MULTI-WAY TACTILE EFFECT AND SINGLE TRIGGER |
JP4151229B2 (en) * | 2000-10-26 | 2008-09-17 | ソニー株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
US6487114B2 (en) * | 2001-02-28 | 2002-11-26 | Macronix International Co., Ltd. | Method of reading two-bit memories of NROM cell |
JP4776801B2 (en) * | 2001-04-24 | 2011-09-21 | 株式会社半導体エネルギー研究所 | Memory circuit |
US6720614B2 (en) * | 2001-08-07 | 2004-04-13 | Macronix International Co., Ltd. | Operation method for programming and erasing a data in a P-channel sonos memory cell |
JP4734799B2 (en) * | 2001-08-24 | 2011-07-27 | ソニー株式会社 | Method for manufacturing nonvolatile semiconductor memory device |
US20030062567A1 (en) * | 2001-09-28 | 2003-04-03 | Wei Zheng | Non volatile dielectric memory cell structure with high dielectric constant capacitive coupling layer |
US6925007B2 (en) * | 2001-10-31 | 2005-08-02 | Sandisk Corporation | Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements |
US6583007B1 (en) * | 2001-12-20 | 2003-06-24 | Saifun Semiconductors Ltd. | Reducing secondary injection effects |
JP2003282744A (en) | 2002-03-22 | 2003-10-03 | Seiko Epson Corp | Nonvolatile memory device |
TWI242215B (en) | 2002-04-16 | 2005-10-21 | Macronix Int Co Ltd | Nonvolatile memory cell for prevention from second bit effect |
JP3983105B2 (en) * | 2002-05-29 | 2007-09-26 | Necエレクトロニクス株式会社 | Method for manufacturing nonvolatile semiconductor memory device |
JP2004152924A (en) * | 2002-10-30 | 2004-05-27 | Renesas Technology Corp | Semiconductor memory element and semiconductor device |
US7339822B2 (en) * | 2002-12-06 | 2008-03-04 | Sandisk Corporation | Current-limited latch |
JP2004281662A (en) * | 2003-03-14 | 2004-10-07 | Toshiba Corp | Semiconductor memory device and its manufacturing method |
KR100525910B1 (en) * | 2003-03-31 | 2005-11-02 | 주식회사 하이닉스반도체 | Method of programming a flash memory cell and method of programing an NAND flash memory using the same |
JP4878743B2 (en) * | 2003-10-02 | 2012-02-15 | 旺宏電子股▲ふん▼有限公司 | Method of operating NAND type non-volatile memory cell |
US7049651B2 (en) * | 2003-11-17 | 2006-05-23 | Infineon Technologies Ag | Charge-trapping memory device including high permittivity strips |
US7241654B2 (en) * | 2003-12-17 | 2007-07-10 | Micron Technology, Inc. | Vertical NROM NAND flash memory array |
-
2004
- 2004-02-24 US US10/785,785 patent/US7072217B2/en active Active
-
2005
- 2005-02-15 KR KR1020067017023A patent/KR100852849B1/en active IP Right Grant
- 2005-02-15 WO PCT/US2005/004765 patent/WO2005083797A1/en active Application Filing
- 2005-02-15 JP JP2007500871A patent/JP4866835B2/en active Active
- 2005-02-15 CN CN2005800056006A patent/CN1922737B/en active Active
- 2005-02-15 EP EP05713587A patent/EP1719185A1/en not_active Ceased
- 2005-02-15 EP EP11008691A patent/EP2416367A3/en not_active Withdrawn
- 2005-02-17 TW TW094104614A patent/TWI267990B/en active
-
2006
- 2006-05-11 US US11/432,019 patent/US7616482B2/en active Active
- 2006-05-11 US US11/432,020 patent/US7577027B2/en not_active Expired - Fee Related
-
2009
- 2009-10-19 US US12/581,674 patent/US7911837B2/en not_active Expired - Lifetime
-
2010
- 2010-11-04 JP JP2010247676A patent/JP2011066436A/en active Pending
Patent Citations (102)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4184207A (en) | 1978-01-27 | 1980-01-15 | Texas Instruments Incorporated | High density floating gate electrically programmable ROM |
US4330930A (en) | 1980-02-12 | 1982-05-25 | General Instrument Corp. | Electrically alterable read only memory semiconductor device made by low pressure chemical vapor deposition process |
US4420504A (en) | 1980-12-22 | 1983-12-13 | Raytheon Company | Programmable read only memory |
US4755864A (en) | 1984-12-25 | 1988-07-05 | Kabushiki Kaisha Toshiba | Semiconductor read only memory device with selectively present mask layer |
US4881114A (en) | 1986-05-16 | 1989-11-14 | Actel Corporation | Selectively formable vertical diode circuit element |
US5241496A (en) | 1991-08-19 | 1993-08-31 | Micron Technology, Inc. | Array of read-only memory cells, eacch of which has a one-time, voltage-programmable antifuse element constructed within a trench shared by a pair of cells |
US5467305A (en) | 1992-03-12 | 1995-11-14 | International Business Machines Corporation | Three-dimensional direct-write EEPROM arrays and fabrication methods |
US5379253A (en) | 1992-06-01 | 1995-01-03 | National Semiconductor Corporation | High density EEPROM cell array with novel programming scheme and method of manufacture |
US5330930A (en) | 1992-12-31 | 1994-07-19 | Chartered Semiconductor Manufacturing Pte Ltd. | Formation of vertical polysilicon resistor having a nitride sidewall for small static RAM cell |
US5378647A (en) | 1993-10-25 | 1995-01-03 | United Microelectronics Corporation | Method of making a bottom gate mask ROM device |
US5397725A (en) | 1993-10-28 | 1995-03-14 | National Semiconductor Corporation | Method of controlling oxide thinning in an EPROM or flash memory array |
US5994745A (en) | 1994-04-08 | 1999-11-30 | United Microelectronics Corp. | ROM device having shaped gate electrodes and corresponding code implants |
US5576236A (en) | 1995-06-28 | 1996-11-19 | United Microelectronics Corporation | Process for coding and code marking read-only memory |
US5768192A (en) | 1996-07-23 | 1998-06-16 | Saifun Semiconductors, Ltd. | Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping |
US5911106A (en) | 1996-08-29 | 1999-06-08 | Nec Corporation | Semiconductor memory device and fabrication thereof |
US20010011755A1 (en) | 1996-08-29 | 2001-08-09 | Kazuhiro Tasaka | Semiconductor memory device and fabrication thereof |
US6028342A (en) | 1996-11-22 | 2000-02-22 | United Microelectronics Corp. | ROM diode and a method of making the same |
US5792697A (en) | 1997-01-07 | 1998-08-11 | United Microelectronics Corporation | Method for fabricating a multi-stage ROM |
US5858841A (en) | 1997-01-20 | 1999-01-12 | United Microelectronics Corporation | ROM device having memory units arranged in three dimensions, and a method of making the same |
US5801401A (en) | 1997-01-29 | 1998-09-01 | Micron Technology, Inc. | Flash memory with microcrystalline silicon carbide film floating gate |
US5946558A (en) | 1997-02-05 | 1999-08-31 | United Microelectronics Corp. | Method of making ROM components |
US20010001075A1 (en) | 1997-03-25 | 2001-05-10 | Vantis Corporation | Process for fabricating semiconductor memory device with high data retention including silicon nitride etch stop layer formed at high temperature with low hydrogen ion concentration |
US5966603A (en) | 1997-06-11 | 1999-10-12 | Saifun Semiconductors Ltd. | NROM fabrication method with a periphery portion |
US6297096B1 (en) | 1997-06-11 | 2001-10-02 | Saifun Semiconductors Ltd. | NROM fabrication method |
US6552387B1 (en) | 1997-07-30 | 2003-04-22 | Saifun Semiconductors Ltd. | Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US6011725A (en) | 1997-08-01 | 2000-01-04 | Saifun Semiconductors, Ltd. | Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping |
US6172396B1 (en) | 1998-02-03 | 2001-01-09 | Worldwide Semiconductor Manufacturing Corp. | ROM structure and method of manufacture |
US6030871A (en) | 1998-05-05 | 2000-02-29 | Saifun Semiconductors Ltd. | Process for producing two bit ROM cell utilizing angled implant |
US6201282B1 (en) | 1998-05-05 | 2001-03-13 | Saifun Semiconductors Ltd. | Two bit ROM cell and process for producing same |
US20010004332A1 (en) | 1998-05-20 | 2001-06-21 | Saifun Semiconductors Ltd. | NROM cell with improved programming, erasing and cycling |
US6348711B1 (en) | 1998-05-20 | 2002-02-19 | Saifun Semiconductors Ltd. | NROM cell with self-aligned programming and erasure areas |
US6477084B2 (en) | 1998-05-20 | 2002-11-05 | Saifun Semiconductors Ltd. | NROM cell with improved programming, erasing and cycling |
US6133102A (en) | 1998-06-19 | 2000-10-17 | Wu; Shye-Lin | Method of fabricating double poly-gate high density multi-state flat mask ROM cells |
US6207504B1 (en) | 1998-07-29 | 2001-03-27 | United Semiconductor Corp. | Method of fabricating flash erasable programmable read only memory |
US6251731B1 (en) | 1998-08-10 | 2001-06-26 | Acer Semiconductor Manufacturing, Inc. | Method for fabricating high-density and high-speed nand-type mask roms |
US6184089B1 (en) | 1999-01-27 | 2001-02-06 | United Microelectronics Corp. | Method of fabricating one-time programmable read only memory |
US6181597B1 (en) | 1999-02-04 | 2001-01-30 | Tower Semiconductor Ltd. | EEPROM array using 2-bit non-volatile memory cells with serial read operations |
US6157570A (en) | 1999-02-04 | 2000-12-05 | Tower Semiconductor Ltd. | Program/erase endurance of EEPROM memory cells |
US6147904A (en) | 1999-02-04 | 2000-11-14 | Tower Semiconductor Ltd. | Redundancy method and structure for 2-bit non-volatile memory cells |
US6256231B1 (en) | 1999-02-04 | 2001-07-03 | Tower Semiconductor Ltd. | EEPROM array using 2-bit non-volatile memory cells and method of implementing same |
US6081456A (en) | 1999-02-04 | 2000-06-27 | Tower Semiconductor Ltd. | Bit line control circuit for a memory array using 2-bit non-volatile memory cells |
US6134156A (en) | 1999-02-04 | 2000-10-17 | Saifun Semiconductors Ltd. | Method for initiating a retrieval procedure in virtual ground arrays |
US6108240A (en) | 1999-02-04 | 2000-08-22 | Tower Semiconductor Ltd. | Implementation of EEPROM using intermediate gate voltage to avoid disturb conditions |
US6487050B1 (en) | 1999-02-22 | 2002-11-26 | Seagate Technology Llc | Disc drive with wear-resistant ramp coating of carbon nitride or metal nitride |
US6044022A (en) | 1999-02-26 | 2000-03-28 | Tower Semiconductor Ltd. | Programmable configuration for EEPROMS including 2-bit non-volatile memory cell arrays |
US6174758B1 (en) | 1999-03-03 | 2001-01-16 | Tower Semiconductor Ltd. | Semiconductor chip having fieldless array with salicide gates and methods for making same |
US6208557B1 (en) | 1999-05-21 | 2001-03-27 | National Semiconductor Corporation | EPROM and flash memory cells with source-side injection and a gate dielectric that traps hot electrons during programming |
US6218695B1 (en) | 1999-06-28 | 2001-04-17 | Tower Semiconductor Ltd. | Area efficient column select circuitry for 2-bit non-volatile memory cells |
US6255166B1 (en) | 1999-08-05 | 2001-07-03 | Aalo Lsi Design & Device Technology, Inc. | Nonvolatile memory cell, method of programming the same and nonvolatile memory array |
US6204529B1 (en) | 1999-08-27 | 2001-03-20 | Hsing Lan Lung | 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate |
US6303436B1 (en) | 1999-09-21 | 2001-10-16 | Mosel Vitelic, Inc. | Method for fabricating a type of trench mask ROM cell |
US6240020B1 (en) | 1999-10-25 | 2001-05-29 | Advanced Micro Devices | Method of bitline shielding in conjunction with a precharging scheme for nand-based flash memory devices |
US6175523B1 (en) | 1999-10-25 | 2001-01-16 | Advanced Micro Devices, Inc | Precharging mechanism and method for NAND-based flash memory devices |
US6429063B1 (en) | 1999-10-26 | 2002-08-06 | Saifun Semiconductors Ltd. | NROM cell with generally decoupled primary and secondary injection |
US6949788B2 (en) * | 1999-12-17 | 2005-09-27 | Sony Corporation | Nonvolatile semiconductor memory device and method for operating the same |
US6291854B1 (en) | 1999-12-30 | 2001-09-18 | United Microelectronics Corp. | Electrically erasable and programmable read only memory device and manufacturing therefor |
US6222768B1 (en) | 2000-01-28 | 2001-04-24 | Advanced Micro Devices, Inc. | Auto adjusting window placement scheme for an NROM virtual ground array |
US6272043B1 (en) | 2000-01-28 | 2001-08-07 | Advanced Micro Devices, Inc. | Apparatus and method of direct current sensing from source side in a virtual ground array |
US6201737B1 (en) | 2000-01-28 | 2001-03-13 | Advanced Micro Devices, Inc. | Apparatus and method to characterize the threshold distribution in an NROM virtual ground array |
US6392930B2 (en) | 2000-02-14 | 2002-05-21 | United Microelectronics Corp. | Method of manufacturing mask read-only memory cell |
US6327174B1 (en) | 2000-02-14 | 2001-12-04 | United Microelectronics Corp. | Method of manufacturing mask read-only memory cell |
US6266281B1 (en) | 2000-02-16 | 2001-07-24 | Advanced Micro Devices, Inc. | Method of erasing non-volatile memory cells |
US6243300B1 (en) | 2000-02-16 | 2001-06-05 | Advanced Micro Devices, Inc. | Substrate hole injection for neutralizing spillover charge generated during programming of a non-volatile memory cell |
US6215702B1 (en) | 2000-02-16 | 2001-04-10 | Advanced Micro Devices, Inc. | Method of maintaining constant erasing speeds for non-volatile memory cells |
US6275414B1 (en) | 2000-05-16 | 2001-08-14 | Advanced Micro Devices, Inc. | Uniform bitline strapping of a non-volatile memory cell |
US6269023B1 (en) | 2000-05-19 | 2001-07-31 | Advanced Micro Devices, Inc. | Method of programming a non-volatile memory cell using a current limiter |
US6288943B1 (en) | 2000-07-12 | 2001-09-11 | Taiwan Semiconductor Manufacturing Corporation | Method for programming and reading 2-bit p-channel ETOX-cells with non-connecting HSG islands as floating gate |
US6282118B1 (en) | 2000-10-06 | 2001-08-28 | Macronix International Co. Ltd. | Nonvolatile semiconductor memory device |
US6602805B2 (en) | 2000-12-14 | 2003-08-05 | Macronix International Co., Ltd. | Method for forming gate dielectric layer in NROM |
US6461949B1 (en) | 2001-03-29 | 2002-10-08 | Macronix International Co. Ltd. | Method for fabricating a nitride read-only-memory (NROM) |
US20020142569A1 (en) | 2001-03-29 | 2002-10-03 | Chang Kent Kuohua | Method for fabricating a nitride read-only -memory (nrom) |
US20020146885A1 (en) | 2001-04-04 | 2002-10-10 | Chia-Hsing Chen | Method of fabricating a nitride read only memory cell |
US20020151138A1 (en) | 2001-04-13 | 2002-10-17 | Chien-Hung Liu | Method for fabricating an NROM |
US6576511B2 (en) | 2001-05-02 | 2003-06-10 | Macronix International Co., Ltd. | Method for forming nitride read only memory |
US6613632B2 (en) | 2001-05-28 | 2003-09-02 | Macronix International Co., Ltd. | Fabrication method for a silicon nitride read-only memory |
US20020177275A1 (en) | 2001-05-28 | 2002-11-28 | Chien-Hung Liu | Fabrication method for a silicon nitride read-only memory |
US20020182829A1 (en) | 2001-05-31 | 2002-12-05 | Chia-Hsing Chen | Method for forming nitride read only memory with indium pocket region |
US20030057997A1 (en) | 2001-06-01 | 2003-03-27 | Macronix International Co., Ltd. | One cell programmable switch using non-volatile cell |
US6531887B2 (en) | 2001-06-01 | 2003-03-11 | Macronix International Co., Ltd. | One cell programmable switch using non-volatile cell |
US6580135B2 (en) | 2001-06-18 | 2003-06-17 | Macronix International Co., Ltd. | Silicon nitride read only memory structure and method of programming and erasure |
US6468864B1 (en) | 2001-06-21 | 2002-10-22 | Macronix International Co., Ltd. | Method of fabricating silicon nitride read only memory |
US6432778B1 (en) | 2001-08-07 | 2002-08-13 | Macronix International Co. Ltd. | Method of forming a system on chip (SOC) with nitride read only memory (NROM) |
US6617204B2 (en) | 2001-08-13 | 2003-09-09 | Macronix International Co., Ltd. | Method of forming the protective film to prevent nitride read only memory cell charging |
US20030032243A1 (en) | 2001-08-13 | 2003-02-13 | Seiki Ogura | Twin NAND device structure, array operations and fabrication method |
US20030067807A1 (en) | 2001-09-28 | 2003-04-10 | Hung-Sui Lin | Erasing method for p-channel NROM |
US6469342B1 (en) | 2001-10-29 | 2002-10-22 | Macronix International Co., Ltd. | Silicon nitride read only memory that prevents antenna effect |
US20030080370A1 (en) | 2001-10-31 | 2003-05-01 | Eliyahou Harari | Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements |
US6514831B1 (en) | 2001-11-14 | 2003-02-04 | Macronix International Co., Ltd. | Nitride read only memory cell |
US6417053B1 (en) | 2001-11-20 | 2002-07-09 | Macronix International Co., Ltd. | Fabrication method for a silicon nitride read-only memory |
US6486028B1 (en) | 2001-11-20 | 2002-11-26 | Macronix International Co., Ltd. | Method of fabricating a nitride read-only-memory cell vertical structure |
US20030117861A1 (en) | 2001-12-20 | 2003-06-26 | Eduardo Maayan | NROM NOR array |
US6774433B2 (en) | 2001-12-27 | 2004-08-10 | Samsung Electronics Co., Ltd. | Non-volatile memory device with diffusion layer |
US6421275B1 (en) | 2002-01-22 | 2002-07-16 | Macronix International Co. Ltd. | Method for adjusting a reference current of a flash nitride read only memory (NROM) and device thereof |
US6545309B1 (en) | 2002-03-11 | 2003-04-08 | Macronix International Co., Ltd. | Nitride read-only memory with protective diode and operating method thereof |
US6498377B1 (en) | 2002-03-21 | 2002-12-24 | Macronix International, Co., Ltd. | SONOS component having high dielectric property |
US6580630B1 (en) | 2002-04-02 | 2003-06-17 | Macronix International Co., Ltd. | Initialization method of P-type silicon nitride read only memory |
US6559013B1 (en) | 2002-06-20 | 2003-05-06 | Macronix International Co., Ltd. | Method for fabricating mask ROM device |
US20040000689A1 (en) * | 2002-06-28 | 2004-01-01 | Erh-Kun Lai | Dual-bit MONOS/SONOS memory structure with non-continuous floating gate |
US6607957B1 (en) | 2002-07-31 | 2003-08-19 | Macronix International Co., Ltd. | Method for fabricating nitride read only memory |
US6610586B1 (en) | 2002-09-04 | 2003-08-26 | Macronix International Co., Ltd. | Method for fabricating nitride read-only memory |
US6829175B2 (en) | 2002-09-09 | 2004-12-07 | Macronix International Co., Ltd. | Erasing method for non-volatile memory |
US6706599B1 (en) * | 2003-03-20 | 2004-03-16 | Motorola, Inc. | Multi-bit non-volatile memory device and method therefor |
Non-Patent Citations (56)
Title |
---|
A. Nughin, "n-Channek 256kb and 1Mb EEPROMs," ISSCC91, Session 134, Special Session on Technology in the USSR, Paper 13.4, 1991 IEEE InternationalSolid State Circuits Conference, Digest of Technical Papers, pp. 228-229, 319. |
A. Shappir, et al., "Subthreshold slope degradation model for localized-charge-trapping based non-volatile memory devices," Solid State Electronics, 47 (2003) pp. 937-941, Copyright 2003 Elsevier Science Ltd. |
A. Shappir, et al., "Subtreshold slope degradation model for localized-charge-trapping based non-volatile memory devices," Solid State Electronics 47 (2003), pp. 937-941. Copyright 2003 Elsevier Science Ltd. |
B. Eitan et al., "Can NROM, a 2-bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?" Int. Conf. on Solid State Devices and Materials, Tokyo, (1999), pp. 1-3, Copyright 1999 Saifun Semiconductors Ltd. |
B. Eitan et al., "Characterization of Channel Hot Electron Injection by the Subthreshold Slope of NROM(TM) Device," IEEE Electron Device Lett., vol. 22, No. 11, (Nov. 2001) pp. 556-558, Copyright 2001 IEEE. |
B. Eitan et al., "Electrons Retention Model for Localized Charge in Oxide-Nitride-Oxide (ONO) Dielectric," IEEE Device Lett., vol. 23, No. 9, (Sep. 2002), pp. 556-558. Copyright 2002 IEEE. |
B. Eitan et al., "Impact of Programming Charge Distribution on Threshold Voltage and Subthreshold Slope of NROM Memory cells," IEEE Transactions on Electron Devices, vol. 49, No. 11, (Nov. 2002), pp. 1939-1946, Copyright 2002 IEEE. |
B. Eitan et al., "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell," IEEE Electron Device Lett., vol. 21, No. 11, (Nov. 2000), pp. 543-545, Copyright 2000 IEEE. |
B. Eitan et al., "Spatial characterization of Channel hot electron injection utilizing subthreshold slope of the localized charge storage NROM(TM) memory device," Non-Volatile Semiconductor Memory Workshop (NVSMW), Monterey, CA, (Aug. 2001), pp. 1-2. |
B. Eitan et al., "Spatial Characterization of Hot Carriers Injected into the Gate Dielectric Stack of a MOSFET Based on Non-Volatile Memory Device," date unknown, pp. 58-60. |
C. C. Yeh, et al., "A Modified Read Scheme to Improve Read Disturb and Second Bit Effect in a Scaled MXVAND Flash Memory Cell," Macronix International Co., Ltd. and Department of Electronics Engineering, National Chiao-Tung University, Date Unknown. |
C. Pan, K. Wu, P. Freiberger, A. Chatterjee, G. Sery, "A Scaling Methodology for Oxide-Nitride-Oxide Interpoly Dielectric for EPROM Applications," IEEE Transactions on Electron Devices, vol. 37, No. 6, (Jun. 1990), pp. 1439-1443, Copyright 1990 IEEE. |
Certified Translation, "Flash cell that seeks to replace current technology introduced enabling both low cost and high performance" Nikkei Microdevices, Nov. 1999, pp. 147-148. |
E. J. Prinz, et al., "An Embedded 90nm SONOS Flash EEPROM Utilizing Hot Electron Injection Programming and 2-Sided Hot Hole Injection Erase," Motorola Embedded Memory Center, Date Unknown. |
E. Lusky, et al., "Electron Discharge Model of Locally-Trapped Charge in Oxide-Nitride-Oxide (ONO) Gates for NROM(TM) non-Volatile Semiconductor Memory Devices," Extended Abstracts of the 2001 International Conference on Solid State Devices and Materials, Tokyo, 2001 pp. 534-535. |
E. Lusky, et al., "Investigation of Spatial Distribution of CHE Injection Utilizing the Subthreshold Slope and the Gate Induced Drain Leakage (GIDL) Characteristics of the NROM(TM) Device," Saifun Semiconductors, Ltd. and Tel Aviv University, Dept of Physical Electronics, pp. 1-2., Date Unknown. |
E. Maayan et al., "A 512 Mb NROM Flash Data Storage Mamory with 8MB/s data Range," ISSCC 2002 Visuals Supplement, Session 6, SRAM and Non-Volatile Memories, 6.1 and 6.2, pp. 76-77, 407-408. Copyright 1990 IEEE. |
E. Maayan et al., "A 512Mb NROM Flash Data Storage Memory with 8MB/s Data Range," Dig. IEEE Int. Solid-State Circuits Conf., San Francisco, ( Feb. 2002), pp. 1-8, Copyright Saifun Semiconductros Ltd. 2002. |
F. Vollebregt, R. Cuppens, F. Druyts, G. Lemmen, F. Verberne, J. Solo, "A New E(E)PROM Technology With A TiSi2 Control Gate," IEEE 1989, pp. 25.8.1-25.8.4, Copyright 1989 IEEE. |
G. Xue, et al., "Low Voltage Low Cost Nitride Embedded Flash Memory Cell" IMEC., Date Unknown. |
H. Tomiye, et al., "A novel 2-bit/cell MONOS memory device with a wrapped-control-gate structure that applies source-side hot-electron injection," 2002 Symposium on VLSI Technology Digest of Technical Papers, Copyright 2002 IEEE. |
I. Bloom, et al., "NROM(TM) NVM technology for Multi-Media Applications," Saifun Semiconductors, Ltd. Ingentix, Ltd. and Infineon Technologies, Date Unknown. |
I. Bloom, et al., "NROM(TM)-a new technology for non-volatile memory products" Solid State Electronics 46 (2002), pp. 1757-1763. Copyright 2002 Elsevier Science Ltd. |
I. Fujiwara, et al., "High speed program/erase sub 100 nm MONOS memory cell," Sony Corporation, Date Unknown. |
J. Bu and M. White, "Electrical characterization on ONO triple dielectric in SONOS nonvolatile memory devices," Solid-State Electronics 45 (2001) pp. 47-51. Copyright 2001 Elsevier Science Ltd. |
J. Bu, et al., "Retention Reliability Enhanced SONOS NVSM with Scaled Programming Voltage," Microelectronics Lab., Date Unknown. |
J. H. Kim, et al., "Highly Manufacturable SONOS Non-Volatile Memory for the Embedded SoC Solution," 2003 Symposium on VLSI Technology Digest of Technical Papers, pp. 31-32. |
J. Willer, et al., "UMEM: A U-shape Non-Volatile-Memory Cell," Ingentix GmbH &Co. KG., Infineon Technologies and Saifun Semiconductors, Date Unknown. |
L. Breuil, et al., "A new 2 isolated-bits/cell flash memory device with self aligned split gate structure using ONO stacks for change storage," IMEC, Date Unknown. |
M. Janai, "Data Retention, Endurance and Acceleration Factors of NROM Devices," IEEE 41st Annual International Reliability Physics Symposium, Dallas, TX (2003), pp. 502-505, Copyright 1989 IEEE. |
M. K. Cho and D. M. Kim, "High Performance SONOS Memory Cells Free of Drain Turn-On and Over-Erase: Compatibility Issue with Current Flash Technology," IEEE Electron Device Letters, vol. 21, No. 8, Aug. 2000, pp. 399-401, Copyright 2000 IEEE. |
P. Manos and C. Hart, "A Self-Aligned EPROM Structure with Superior Data Retention," IEEE Electron Device Letters, vol. 11, No. 7, (Jul. 1990) pp. 309-311, Copyright 1990 IEEE. |
R. Neale, "AMD's MirrorBit-a big step in Flash progress," Electronic Engineering Design, V. 74, No. 906, pp. 47-50. |
S. Kang, et al., "A Study of SONOS Nonvolatile Memory Cell Controlled Structurally by Localizing Charge-Trapping Layer," Samsung Electrons Co., Ltd., Date Unknown. |
S. Minami and Y. Kamigaki, "A Novel MONOS Nonvolatile Memory Device Ensuring 10-Year Data Retention after 107 Erase/Write Cycles," IEEE Transactions on Electron Devices, vol. 40, No. 11 (Nov. 1993) pp. 2011-2017, Copyright 1998 IEEE. |
S. Ogura, et al. "Twin MONOS Cell with Dual Control Gates," Halo LSI and New Halo, pp. 187-187.3, Date Unknown. |
Saifun Semiconductors, LTD. PowerPoint Presentation, Date Unknown. |
T. Huang, F. Jong, T. Chao, H. Lin, L. Leu, K. Young, C. Lin, K. Chiu, "Improving Radiation Hardness of EEPROM/Flash Cell BY N2O Annealing," IEEE Electron Device Letters, vol. 19, No. 7 (Jul. 1998), pp. 256-258, Copyright 1998 IEEE. |
T. Nozaki, T. Tanaka, Y. Kijiya, E. Kinoshita, T. Tsuchiya, Y. Hayashi, "A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application," IEEE Journal of Solid-State Circuits, vol. 26, No. 4 (Apr. 1991), pp. 497-501, Copyright 1991 IEEE. |
T. Saito, et al., "CHE Program Behavior in MONOS Device," Halo LSI., Date Unknown. |
T. Saito, et al., "Hot Hole Erase Characteristics and Reliability in Twin MONOS Device" Halo LSI, Date Unknown. |
T. Sugizaki, et al. "New 2-bit/Tr MONOS Type Flash Memory using Al2O3 as Charge Trapping Layer," Fujitsu Laboratories Ltd, Date Unknown. |
T. Y. Chan, K.K. Young and C. Hu, "A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device," IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987, pp. 93-95., Copyright 1987 IEEE. |
W. J. Tsai, et al. "Cause of Data Retention Loss in a Nitride-Based Localized Trapping Storage Flash Memory Cell," IEEE 40th Annual International Reliability Physics Symposium, Dallas, (2002), pp. 34-38. Copyright 2002 IEEE. |
W. Owens and W. Tchon, "E2PROM Product Issues and Technology Trends,"IEEE 1989, pp. 17-19, Copyright 1989 IEEE. |
W.J. Tsai, et al. "Data Retention Behavior of a SONOS Type Two-Bit Storage Flash Memory Cell," IEDM 01-0179-01-722, Copyright 2001 IEEE. |
Y. Hayashi, et al., "Twin MONOS Cell with Dual Control Gates," 2000 Symposium on VLSI Technology Digest of Technical Papers, 2000 IEEE, pp. 122-123. |
Y. K. Lee, et al., "30-nm Twin Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) Memory (TSM) with High Erase Speed and Reliability," School of Electrical Engineering, Seoul National University, C&M Systems LSI, ATD, PD, Samsung Electronics Co., Date Unknown. |
Y. K. Lee, et al., "Multi-Level Vertical Channel SONOS Nonvolatile Memory on SOI," 2002 Symposium on VLSI Technology Digest of Technical Papers, Copyright 2002 IEEE. |
Y. Kamigaki and S. Minami, "MNOS Nonvolatile Semiconductor Memory Technology: Present and Future," IEICE Trans. Electron, vol. E84-C, No. 6, pp. 713-723 (Jun. 2001). |
Y. Roizin, et al. "Novel Techniques for data retention and Leff measurements in two bit MicroFlash(R) Memory Cells," Characterization and Metrology for ULSI Technology: 200 International Conf., pp. 181-185, Copyright 2001 American Institute of Physics, 1-56396-967-X/01. |
Y. Roizin, et al., "Activation Energy of Traps in the ONO Stack of microFLASH(R) Memory Cells," Tower Semiconductor, Ltd., Date Unknown. |
Y. Roizin, et al., "'Dummy' Gox for Optimization of microFLASH(R) Technology," Tower Semiconductor, Ltd., Date Unknown. |
Y. Roizin, et al., "In-Process Charging in microFLASH(R) Memory Cells," Tower Semiconductor, Ltd., Date Unknown. |
Y. Roizin, et al., "Retention Characteristics of microFLASH(R) Memory(Activation Energy of Traps in the ONO Stack)," Tower Semiconductor, Ltd., Date Unknown. |
Z. Liu, et al., "Metal Nanocrystal Memories-Part II: Electrical Characteristics", IEEE Transactions on Electron Devices, IEEE Inc., New York, U.S., vol. 49, No. 9, Sep. 2002 pp. 1614-1622. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9099394B2 (en) | 2011-10-27 | 2015-08-04 | International Business Machines Corporation | Non-volatile memory structure employing high-k gate dielectric and metal gate |
US9318336B2 (en) | 2011-10-27 | 2016-04-19 | Globalfoundries U.S. 2 Llc | Non-volatile memory structure employing high-k gate dielectric and metal gate |
Also Published As
Publication number | Publication date |
---|---|
EP2416367A3 (en) | 2012-04-04 |
TW200532925A (en) | 2005-10-01 |
CN1922737B (en) | 2010-05-05 |
US20060203554A1 (en) | 2006-09-14 |
US20100039869A1 (en) | 2010-02-18 |
JP2011066436A (en) | 2011-03-31 |
JP2007523501A (en) | 2007-08-16 |
US20050185466A1 (en) | 2005-08-25 |
TWI267990B (en) | 2006-12-01 |
CN1922737A (en) | 2007-02-28 |
KR100852849B1 (en) | 2008-08-18 |
KR20060118596A (en) | 2006-11-23 |
US7072217B2 (en) | 2006-07-04 |
US7616482B2 (en) | 2009-11-10 |
WO2005083797A1 (en) | 2005-09-09 |
US7911837B2 (en) | 2011-03-22 |
EP1719185A1 (en) | 2006-11-08 |
EP2416367A2 (en) | 2012-02-08 |
US20060203555A1 (en) | 2006-09-14 |
JP4866835B2 (en) | 2012-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7577027B2 (en) | Multi-state memory cell with asymmetric charge trapping | |
US6657894B2 (en) | Apparatus and method for programming virtual ground nonvolatile memory cell array without disturbing adjacent cells | |
US7359241B2 (en) | In-service reconfigurable DRAM and flash memory device | |
US7166888B2 (en) | Scalable high density non-volatile memory cells in a contactless memory array | |
US20070015331A1 (en) | Nor flash memory cell with high storage density | |
US20060245246A1 (en) | Inversion bit line, charge trapping non-volatile memory and method of operating same | |
US20070284620A1 (en) | Structure and Method of Sub-Gate and Architectures Employing Bandgap Engineered SONOS Devices | |
JP2010021572A (en) | Twin monos memory array structure | |
JP2009540545A (en) | Nonvolatile memory embedded in a conventional logic process and method of operating such a nonvolatile memory | |
US7502262B2 (en) | NAND type flash memory array and method for operating the same | |
US7184316B2 (en) | Non-volatile memory cell array having common drain lines and method of operating the same | |
US20060278913A1 (en) | Non-volatile memory cells without diffusion junctions | |
US6798694B2 (en) | Method for reducing drain disturb in programming | |
JP2005184029A (en) | Nonvolatile storage element and semiconductor integrated circuit device | |
KR100379553B1 (en) | A array of flash memory cell and method for programming of data thereby and method for erased of data thereby | |
US20040125655A1 (en) | Non-volatile memory and operating method thereof | |
JP2004134799A (en) | Single-bit non-volatile memory cell, its programming method, and its erasing method | |
US6510085B1 (en) | Method of channel hot electron programming for short channel NOR flash arrays | |
US6934190B1 (en) | Ramp source hot-hole programming for trap based non-volatile memory devices | |
US6888753B2 (en) | Memory cell array comprising individually addressable memory cells and method of making the same | |
US7088623B2 (en) | Non-volatile memory technology suitable for flash and byte operation application | |
US6272046B1 (en) | Individual source line to decrease column leakage | |
JP2005184028A (en) | Nonvolatile storage element | |
JP4628757B2 (en) | Semiconductor memory device | |
JP3067420B2 (en) | Nonvolatile memory device and driving method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
CC | Certificate of correction | ||
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20130818 |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |