US7859094B2 - Integrated circuit package system for stackable devices - Google Patents

Integrated circuit package system for stackable devices Download PDF

Info

Publication number
US7859094B2
US7859094B2 US12/238,183 US23818308A US7859094B2 US 7859094 B2 US7859094 B2 US 7859094B2 US 23818308 A US23818308 A US 23818308A US 7859094 B2 US7859094 B2 US 7859094B2
Authority
US
United States
Prior art keywords
die
stack
module
protruding support
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/238,183
Other versions
US20100072597A1 (en
Inventor
Seng Guan Chow
Rui Huang
Heap Hoe Kuan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Stats Chippac Pte Ltd
Original Assignee
Stats Chippac Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stats Chippac Pte Ltd filed Critical Stats Chippac Pte Ltd
Priority to US12/238,183 priority Critical patent/US7859094B2/en
Assigned to STATS CHIPPAC LTD. reassignment STATS CHIPPAC LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOW, SENG GUAN, HUANG, RUI, KUAN, HEAP HOE
Publication of US20100072597A1 publication Critical patent/US20100072597A1/en
Priority to US12/964,644 priority patent/US8368199B2/en
Application granted granted Critical
Publication of US7859094B2 publication Critical patent/US7859094B2/en
Assigned to CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT reassignment CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STATS CHIPPAC LTD., STATS CHIPPAC, INC.
Assigned to STATS CHIPPAC PTE. LTE. reassignment STATS CHIPPAC PTE. LTE. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: STATS CHIPPAC LTD.
Assigned to STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD., STATS CHIPPAC, INC. reassignment STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT
Assigned to STATS ChipPAC Pte. Ltd. reassignment STATS ChipPAC Pte. Ltd. CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0309. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: STATS CHIPPAC LTD.
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires

Definitions

  • the present invention relates generally to integrated circuit packages and more particularly to integrated circuit package systems with stackable devices.
  • the integrated circuit package is the building block used in a high performance electronic system to provide applications for usage in products such as automotive vehicles, pocket personal computers, intelligent portable military devices, aeronautical spacecraft payloads, and a vast line of other similar products that require small compact electronics supporting many complex functions.
  • the integrated circuit package can include a package base or package substrate providing a mounting structure for attachment of at least one chip or die and an enclosure such as an epoxy applied on it to protect its contents.
  • a package base or package substrate providing a mounting structure for attachment of at least one chip or die and an enclosure such as an epoxy applied on it to protect its contents.
  • an enclosure such as an epoxy applied on it to protect its contents.
  • one side of the chip or die is used primarily for the mounting the chip or die.
  • the other side of the chip or die referred to as an active surface of the chip or die, has electrically conductive areas that provide for electrical connections to its circuitry.
  • Connectors consisting of electrically conductive material, attach to the conductive areas to provide electrical connection between the circuitry of the chip or die and other circuitry not of the same chip or die.
  • the other circuitry can be from several possible sources.
  • One possible source can be circuitry resident within the integrated circuit package, such as from another chip, indicative of a multiple chip integrated circuit package.
  • Another possible source can be of circuitry residing outside the integrated circuit package such as from a printed circuit board within the electronic system.
  • Yet another possible source can be circuitry from one or more separate integrated circuit packages having one or more chips or dice within it.
  • the separate integrated circuit packages can be connected with the conductors and enclosed together resulting in a single sealed package structure, or can be externally connected onto the single sealed package structure.
  • Integrated circuit packages with small footprints and high internal IO connectivity are sought after for products with small printed circuit board systems.
  • Global market demands also require solutions that provide lower costs and higher reliability through simplified manufacturing processing and early testing of circuitry for known good die (KGD) during fabrication which result in higher yield and improved circuitry reliability.
  • the leverage and flexibility provided by replacing package components as needed contribute to market leadership.
  • the present invention provides an integrated circuit package system for stackable devices that includes: forming a stack module including: providing a stack die, and encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die; mounting the stack module on a package base; connecting the pad to the package base; mounting a top die on the protruding support; connecting the top die to the package base; and encapsulating the top die, the package base, and the stack module with a package encapsulant.
  • FIG. 1 is a top view of an integrated circuit package system in a first embodiment of the present invention
  • FIG. 2 is a cross-sectional view of the integrated circuit package system taken along a line 2 - 2 of FIG. 1 ;
  • FIG. 3 is a cross-sectional view of the integrated circuit package system in a carrier formation phase of the present invention
  • FIG. 4 is the structure of FIG. 3 in a pad formation phase
  • FIG. 5 is the structure of FIG. 4 in a connection phase
  • FIG. 6 is the structure of FIG. 5 in an encapsulation phase
  • FIG. 7 is the structure of FIG. 6 in a singulation phase
  • FIG. 8 is the structure of FIG. 2 in a stack integration phase
  • FIG. 9 is a top view of an integrated circuit package system in a second embodiment of the present invention.
  • FIG. 10 is a cross-sectional view of the integrated circuit package system taken along a line 10 - 10 of FIG. 9 ;
  • FIG. 11 is the structure of FIG. 10 in a stack integration phase
  • FIG. 12 is a top view of an integrated circuit package system in a third embodiment of the present invention.
  • FIG. 13 is a cross-sectional view of the integrated circuit package system taken along a line 13 - 13 of FIG. 12 ;
  • FIG. 14 is the structure of FIG. 13 in a stack integration phase
  • FIG. 15 is a top view of an integrated circuit package system in a fourth embodiment of the present invention.
  • FIG. 16 is a cross-sectional view of the integrated circuit package system taken along a line 16 - 16 of FIG. 15 ;
  • FIG. 17 is the structure of FIG. 16 in a stack integration phase
  • FIG. 18 is a cross-sectional view of an integrated circuit package system in a fifth embodiment of the present invention.
  • FIG. 19 is shown a flow chart of an integrated circuit package system for manufacturing the integrated circuit package system in an embodiment of the present invention.
  • horizontal is defined as a plane parallel to the plane or surface of the invention, regardless of its orientation.
  • vertical refers to a direction perpendicular to the horizontal as just defined. Terms, such as “on”, “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane.
  • the term “on” as used herein means and refers to direct contact among elements.
  • processing includes deposition of material, patterning, exposure, development, etching, cleaning, and/or removal of the material or trimming as required in forming a described structure.
  • system means and refers to the method and to the apparatus of the present invention in accordance with the context in which the term is used.
  • the integrated circuit package system 100 can preferably include a stack module 102 , such as an internal stacking module, having protruding supports 104 , pads 106 , a top surface 108 , and an attachment layer 110 .
  • a stack module 102 such as an internal stacking module, having protruding supports 104 , pads 106 , a top surface 108 , and an attachment layer 110 .
  • the stack module 102 can be rectangular in shape with the top surface 108 consisting of an insulating material 112 such as an encapsulant with the protruding supports 104 on the top surface 108 .
  • the protruding supports 104 can be formed using the insulating material 112 or with material having similar structural and isolation properties.
  • the pads 106 such as bonding pads, leads, or similar propertied material, can be located adjacent sides 114 of the stack module 102 and exposed adjacent the insulating material 112 .
  • the attachment layer 110 rectangular in shape, can be located centrally and exposed adjacent the insulating material 112 of the stack module 102 .
  • the protruding supports 104 can be located at a predetermined distance from each corner of the stack module 102 . It is noted that the protruding supports 104 could optionally be located anywhere on the top surface 108 adjacent the pads 106 or the attachment layer 110 .
  • the protruding supports 104 are shown having a circular shape and it is noted the shape, the size, or the quantity of the protruding supports 104 are non-restrictive and can be modified based on end user product requirements.
  • the protruding supports 104 can be used to support and mount components such as devices or packages.
  • the protruding supports 104 can be formed to rise a pre-determined vertical distance 202 above the top surface 108 to accommodate clearance specific connectivity requirements, such as restrictive wire loop heights or solder heights, when connecting to any of the pads 106 on the stack module 102 or with any components mounted above the stack module 102 .
  • a stack die 204 can be located below the attachment layer 110 and connectivity between the circuitry of the stack die 204 and the pads 106 can be provided with interconnects 206 such as bond wires or similar electrical conductors located beneath the top surface 108 .
  • the stack module 102 can preferably be further incorporated into a next level of integration as one or part of a series of modules joined to form a single integrated circuit package.
  • FIG. 3 therein is shown a cross-sectional view of the integrated circuit package system 100 in a carrier formation phase of the present invention.
  • a carrier 302 is shown having a pre-determined length 304 between outer edges 306 .
  • the pre-determined length 304 as-well-as width of the carrier 302 can be selected to produce one to any number of replications of the stack module 102 .
  • the pre-determined length 304 and the width of the carrier 302 is chosen to illustrate a typical process flow that can be used for the manufacturing of two replicas of the stack module 102 of FIG. 1 .
  • the carrier 302 rectangular in shape, can include material such as copper foil, aluminum foil, dummy silicon, or any other acceptable carrier material. Cavities 308 , having a cylindrical profile can be formed adjacent a top surface 310 of the carrier 302 using methods such as photo patterning and etching processes or any other method suitable for usage on the carrier material.
  • the cavities 308 can each be formed adjacent each corner of the carrier 302 and adjacent four corners created by the intersection of the outer edges 306 and of a reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 .
  • the carrier 302 can include the pads 106 formed on the top surface 310 between the outer edges 306 of the carrier 302 and the cavities 308 adjacent the outer edges 306 .
  • the pads 106 can also be formed on the top surface 310 between the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 and the cavities 308 closest each side of the reference line.
  • the pads 106 can be formed using a photo patterning and electroplating process or any other process method compatible with the selected technology.
  • the carrier 302 can preferably include the stack die 204 and an array die 502 .
  • the stack die 204 can be positioned over the top surface 310 , left of the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 and centrally located within a perimeter consisting of the cavities 308 within the left side.
  • the array die 502 such as another of the stack die 204 of FIG. 2 , can be positioned over the top surface 310 , right of the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 and centrally located within a perimeter consisting of the cavities 308 within the right side.
  • the stack die 204 and the array die 502 can be mounted on the top surface 310 using the attachment layer 110 .
  • One or more of the pads 106 located left of the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 can be electrically connected to the circuitry of the stack die 204 using the interconnects 206 .
  • One or more of the pads 106 located right of the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 can be electrically connected to the circuitry of the array die 502 using the interconnects 206 .
  • the insulating material 112 can be used to fill the cavities 308 located on the top surface 310 and applied over the stack die 204 , the stack die 502 , the interconnects 206 and the top surface 310 of the carrier 302 .
  • the side opposite the top surface 310 of the carrier 302 is exposed and free of the insulating material 112 .
  • the outer edges of the carrier 302 can optionally be exposed and free of the insulating material 112 .
  • the singulation phase includes removal of the carrier 302 and formation of the stack module 102 covered with the insulating material 112 and an array module 702 covered with the insulating material 112 as a result of a bi-sectional cut at a location one-half the distance from an end of the pre-determined length of FIG. 3 .
  • the carrier 302 can be removed using a process such as an etching process or similar removal process suitable for the carrier material implemented resulting in the protruding supports 104 located adjacent the pads 106 .
  • the bi-sectional cut could be the result of a cutting, sawing, or similar singulation process suitable for the carrier material implemented.
  • the array module 702 such as an internal stacking array module, can be an identical replica of the stack module 102 provided the array die 502 is identical in circuitry and connectivity with the circuitry and connectivity of the stack die 204 . Also, the stack die 204 could be unique in circuitry or connectivity in comparison with the circuitry or connectivity of the array die 502 which would result in the stack module 102 having different functionality from the array module 702 .
  • the integrated circuit package system 100 can preferably include a package base 802 , the stack module 102 , a top die 804 , and a package encapsulant 806 .
  • the package base 802 can include a substrate 808 having conductors 810 , such as bond pads, on a system surface 812 and on a component surface 814 located on a side opposite the system surface 812 .
  • the component surface 814 of the package base 802 can include an area having a base attachment layer 816 for the purposes of mounting the stack module 102 .
  • Connectivity between the system surface 812 , the component surface 814 , and the conductors 810 can be provided by electrically conductive material located on and within the substrate 808 , such as wire, multiple layers of trace, or similar functionally equivalent material.
  • System connectors 818 such as solder balls can be used to provide connectivity between the package base 802 and a next level of system integration such a printed circuit board.
  • the surface of the stack module 102 opposite the surface having the protruding supports 104 can be attached on to the base attachment layer 816 of package base 802 .
  • Stack interconnects 820 such as bond wires, can provide connectivity between the pads 106 of the stack module 102 and the conductors 810 on the component surface 814 of the package base 802 .
  • the top die 804 can be mounted onto the protruding supports 104 using a chip attachment layer 822 such as an epoxy or other functionally equivalent liquid or film adhesive.
  • Top die interconnects 824 such as bond wires, solder balls, or similar electrical connectors, provide connectivity between circuitry of the top die 804 and the conductors 810 on the component surface 814 of the package base 802 .
  • the package encapsulant 806 such as an epoxy or material having similar protective properties can be applied over the component surface 814 of the package base 802 , over the top die 804 , and surround the top die interconnects 824 , the stack interconnects 820 , and the stack module 102 .
  • the resulting integrated circuit package system 100 provides connectivity between the top die 804 , the circuitry of the stack module 102 , and a next level system.
  • protruding supports 104 eliminated the need for package spacers, resulting in enormous cost savings as well as improved structural rigidity preventing module warpage and providing precise solder ball height control.
  • the integrated circuit package system 900 can preferably include a stack module 902 , such as an internal stacking module, having protruding supports 904 , leads 906 , a top surface 908 , and an exposed die paddle 910 .
  • the stack module 902 can be rectangular in shape with the top surface 908 consisting of an insulating material 912 such as an encapsulant with the protruding supports 904 on the top surface 908 .
  • the protruding supports 904 can be formed using the insulating material 912 or with material having similar structural and isolation properties.
  • the leads 906 such as bonding pads, leads, or similar propertied material, can be located adjacent sides 914 of the stack module 902 and exposed adjacent the insulating material 912 .
  • the exposed die paddle 910 rectangular in shape, can be located centrally and exposed adjacent the insulating material 912 of the stack module 902 .
  • the protruding supports 904 can be located adjacent each corner on the top surface 908 of the stack module 902 . It is noted that the protruding supports 904 could optionally be located anywhere on the top surface 908 adjacent the leads 906 or the exposed die paddle 910 .
  • the protruding supports 904 are shown having a rectangular shape and it is noted the shape, the size, or the quantity of the protruding supports 904 are non-restrictive and can be modified based on end user product requirements.
  • the protruding supports 904 can be used to support and mount components such as devices or packages.
  • the protruding supports 904 can be formed to rise a pre-determined vertical distance 1002 above the top surface 908 to accommodate clearance specific connectivity requirements, such as restrictive wire loop heights or solder heights, when connecting to any of the leads 906 on the stack module 902 or with any components mounted above the stack module 902 .
  • a stack die 1004 within the insulating material 912 can be mounted to the exposed die paddle 910 using the attachment layer 110 .
  • Connectivity between the circuitry of the stack die 1004 and the leads 906 can be provided with interconnects 1006 such as bond wires or similar electrical conductors located beneath the top surface 908 .
  • the interconnects 1006 can be used to connect the exposed die paddle 910 to the electrical grounds within the stack module 902 to improve electrical performance characteristics.
  • the stack module 902 can be incorporated into a next level of integration as one or part of a series of modules joined to form a single integrated circuit package.
  • the integrated circuit package system 900 can preferably include the package base 802 , the stack module 902 , the top die 804 , and the package encapsulant 806 .
  • the surface of the stack module 902 opposite the surface having the protruding supports 904 and the exposed die paddle 910 can be attached on to the base attachment layer 816 of package base 802 .
  • the stack interconnects 820 can provide connectivity between the leads 906 of the stack module 902 and the conductors 810 on the component surface 814 of the package base 802 .
  • the chip attachment layer 822 can be applied onto the exposed end of each of the protruding supports 904 to provide attachment areas for the mounting of the top die 804 .
  • the top die interconnects 824 provide electrical connectivity between circuitry of the top die 804 and the conductors 810 on the component surface 814 of the package base 802 .
  • the package encapsulant 806 can be applied over the component surface 814 of the package base 802 , over the top die 804 , and surround the stack module 902 , the top die interconnects 824 , and the stack interconnects 820 .
  • the system connectors 818 can provide electrical connectivity between the integrated circuit package system 900 and a next level system such as a printed circuit board.
  • the integrated circuit package system 1200 can preferably include a stack module 1202 , such as an internal stacking module, having protruding supports 1204 , pads 1206 , a top surface 1208 , and exposed contacts 1210 , such as solder wettable pads.
  • the stack module 1202 can be rectangular in shape with the top surface 1208 consisting of an insulating material 1212 such as an encapsulant with the protruding supports 1204 on the top surface 1208 .
  • the pads 1206 can be located adjacent sides 1214 of the stack module 1202 and exposed adjacent the insulating material 1212 .
  • the exposed contacts 1210 individually circular in shape, can be located centrally and distributed in a rectangular grid array pattern.
  • the exposed contacts 1210 can be exposed adjacent the insulating material 1212 of the stack module 1202 .
  • the individual size, shape, location, or distribution of the exposed contacts 1210 is non-restrictive and can be modified based on end user product requirements.
  • the protruding supports 1204 can be formed using the insulating material 1212 or any other material having similar structural and isolation properties.
  • the protruding supports 1204 can be located adjacent each corner on the top surface 1208 of the stack module 1202 . It is noted that the protruding supports 1204 could optionally be located anywhere on the top surface 1208 adjacent the pads 1206 or the exposed contacts 1210 .
  • the protruding supports 1204 are shown having a rectangular shape and it is noted the shape, the size, or the quantity of the protruding supports 1204 are non-restrictive and can be modified based on end user product requirements.
  • the protruding supports 1204 can be used to support and mount components such as devices or packages.
  • the protruding supports 1204 can be formed to rise a pre-determined vertical distance 1302 above the top surface 1208 to accommodate clearance specific connectivity requirements, such as restrictive wire loop heights or solder heights, when connecting to any of the pads 1206 on the stack module 1202 or with any components mounted above the stack module 1202 .
  • a circuit board 1304 having a stack die 1306 such as a package with solder bumps, discrete components 1308 , and interconnect pads 1310 can be mounted below the exposed contacts 1210 .
  • the interconnect pads 1310 on a side of the circuit board 1304 can be attached to the surface of the exposed contacts 1210 opposite the surface exposed adjacent the insulating material 1212 of the exposed contacts 1210 to provide connectivity between the circuit board 1304 and the exposed contacts 1210 using board interconnects 1312 .
  • the circuit board 1304 , the stack die 1306 , the discrete components 1308 , and the interconnect pads 1310 can be imbedded within the insulating material 1212 of the stack module 1202 .
  • the circuit board 1304 can contain conductive trace material, such as copper, aluminum, or trace material having similar properties, used to provide connectivity between the stack die 1306 , the discrete components 1308 , and the interconnect pads 1310 .
  • the interconnects 1006 can be used to provide connectivity between the circuit board 1304 and the pads 1206 of the stack module 1202 .
  • the stack module 1202 can be pre-tested prior to integration into a next level of integration as one or part of a series of modules joined to form a single integrated circuit package.
  • the integrated circuit package system 1200 can preferably include the package base 802 , the stack module 1202 , a top die 1402 having top die interconnects 1404 , such as bond wires, solder balls, or similar electrical connectors, and the package encapsulant 806 .
  • the surface of the stack module 1202 opposite the surface having the protruding supports 1204 can be attached on to the base attachment layer 816 of package base 802 .
  • the stack interconnects 820 can provide electrical connectivity between the pads 1206 of the stack module 1202 and the conductors 810 on the component surface 814 of the package base 802 .
  • the circuitry of the top die 1402 can have electrical connectivity to the stack module 1202 by attaching the top die interconnects 1404 onto the exposed contacts 1210 of the stack module 1202 .
  • the protruding supports 1204 of the stack module 1202 can be used to support the top die 1402 during the manufacturing of the integrated circuit package system 1200 by providing pre-determined gap clearance for the top die interconnects 1404 .
  • the protruding supports 1204 also can provide a pre-determined planar relationship between surfaces of the top die 1402 and the stack module 1202 as well as addressing other process related requirements.
  • the package encapsulant 806 can be applied over the component surface 814 of the package base 802 , over the top die 1402 , and surround the stack module 1202 , the top die interconnects 824 , and the stack interconnects 820 .
  • the system connectors 818 can provide connectivity between the integrated circuit package system 1200 and a next level system such as a printed circuit board.
  • the integrated circuit package system 1500 can preferably include a stack module 1502 , such as an internal stacking module, having protruding supports 1504 , pads 1506 , a top surface 1508 , and exposed contacts 1510 , such as solder wettable pads.
  • the stack module 1502 can be rectangular in shape with the top surface 1508 consisting of an insulating layer 1512 used to protect conductive material located below the top surface 1508 .
  • the pads 1506 can be located adjacent sides 1514 of the stack module 1502 and exposed adjacent the insulating layer 1512 .
  • the exposed contacts 1510 individually circular in shape, can be located centrally and distributed in a rectangular grid array pattern.
  • the exposed contacts 1510 can be exposed adjacent the insulating layer 1512 of the stack module 1502 .
  • the individual size, shape, location, or distribution of the exposed contacts 1510 is non-restrictive and can be modified based on end user product requirements.
  • the protruding supports 1504 can be located at a predetermined distance from each corner of the stack module 1502 and surrounded by the insulating layer 1512 on the top surface 1508 . It is noted that the protruding supports 1504 could optionally be located anywhere on the top surface 1508 adjacent the pads 1506 or the exposed contacts 1510 .
  • the protruding supports 1504 are shown having a circular shape and it is noted the shape, the size, or the quantity of the protruding supports 1504 are non-restrictive and can be modified based on end user product requirements.
  • FIG. 16 therein is shown a cross-sectional view of the integrated circuit package system 1500 taken along a line 16 - 16 of FIG. 15 .
  • a routing layer 1602 Located below the exposed contacts 1510 adjacent the insulating layer 1512 on the top surface 1508 is a routing layer 1602 consisting of conductive material such as copper or other conductive material having similar properties.
  • the exposed contacts 1510 can be formed on the routing layer 1602 and can include conductive material such as copper, gold, or other conductive material having similar properties.
  • the stack die 204 can be attached below the routing layer 1602 located under the exposed contacts 1510 using the attachment layer 110 .
  • the interconnects 1006 can be connected between the routing layer 1602 and the circuitry of the stack die 204 or the pads 1506 providing connectivity between the stack die 204 , the routing layer 1602 , and the pads 1506 .
  • An insulating material 1604 such as an encapsulant can be applied over the stack die 204 , the interconnects 1006 , and the surface of the routing layer 1602 opposite the routing layer 1602 surface adjacent the top surface 1508 .
  • the protruding supports 1504 can be formed from the insulating material 1604 or any other material having similar structural and isolation properties.
  • the protruding supports 1504 can extend from within the insulating material 1604 , through the insulating layer 1512 , and extend above the top surface 1508 .
  • the protruding supports 1504 rise a pre-determined vertical distance 1606 above the top surface 1208 to accommodate clearance specific connectivity requirements, such as restrictive wire loop heights or solder heights, when connecting to any of the pads 1506 on the stack module 1502 or with any components mounted above the stack module 1502 .
  • the stack module 1502 can be further incorporated into a next level of integration as one or part of a series of modules joined to form a single integrated circuit package.
  • the integrated circuit package system 1500 can preferably include the package base 802 , the stack module 1502 , a top die 1702 having top die interconnects 1704 , such as bond wires, solder balls, or similar electrical connectors, and the package encapsulant 806 .
  • the surface of the stack module 1502 opposite the surface having the protruding supports 1504 can be attached on to the base attachment layer 816 of package base 802 .
  • the stack interconnects 820 can provide electrical connectivity between the pads 1506 of the stack module 1502 and the conductors 810 on the component surface 814 of the package base 802 .
  • the circuitry of the top die 1702 can have electrical connectivity to the stack module 1502 by attaching the top die interconnects 1704 onto the exposed contacts 1510 of the stack module 1502 .
  • the protruding supports 1504 of the stack module 1502 can be used to support the top die 1702 during the manufacturing of the integrated circuit package system 1500 by providing pre-determined gap clearance for the top die interconnects 1704 .
  • the protruding supports 1504 also can provide a pre-determined planar relationship between surfaces of the top die 1702 and the stack module 1502 as well as addressing other process related requirements.
  • the package encapsulant 806 can be applied over the component surface 814 of the package base 802 , over the top die 1702 , and surround the stack module 1502 , the top die interconnects 824 , and the stack interconnects 820 .
  • the system connectors 818 can provide connectivity between the integrated circuit package system 1500 and a next level system such as a printed circuit board.
  • the integrated circuit package system 1800 can preferably include the package base 802 , the stack module 102 , the array module 702 , the top die 804 , and the package encapsulant 806 .
  • the surface of the stack module 102 opposite the surface having the protruding supports 104 of the stack module 102 can be attached on to the base attachment layer 816 of package base 802 .
  • the stack interconnects 820 can provide electrical connectivity between the pads 106 of the stack module 102 and the conductors 810 on the component surface 814 of the package base 802 .
  • the surface of the array module 702 opposite the surface having the protruding supports 104 of the array module 702 can be attached on to the protruding supports 104 of the stack module 102 using a stack attachment layer 1802 .
  • the stack interconnects 820 can be used to provide electrical connectivity between the pads 106 of the array module 702 and the conductors 810 on the component surface 814 of the package base 802
  • the chip attachment layer 822 can be applied onto the exposed end of each of the protruding supports 104 of the array module 702 to provide attachment areas for the mounting of the top die 804 .
  • the top die interconnects 824 provide electrical connectivity between circuitry of the top die 804 and the conductors 810 on the component surface 814 of the package base 802 .
  • the package encapsulant 806 can be applied over the component surface 814 of the package base 802 , over the top die 804 , and surround the stack module 102 , the array module 702 , the top die interconnects 824 , and the stack interconnects 820 .
  • the system connectors 818 can provide connectivity between the integrated circuit package system 1800 and a next level system such as a printed circuit board.
  • the system 1900 includes forming a stack module including: providing a stack die, and encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die in a block 1902 ; mounting the stack module on a package base in a block 1904 ; connecting the pad to the package base in a block 1906 ; mounting a top die on the protruding support in a block 1908 ; connecting the top die to the package base in a block 1910 ; and encapsulating the top die, the package base, and the stack module with a package encapsulant in a block 1912 .
  • a system to provide the method and apparatus of the integrated circuit package system 100 is performed as follows:
  • Forming an internal stacking module including: providing a stack die, and encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die.
  • the integrated circuit package system method and apparatus of the present invention furnish important and heretofore unknown and unavailable solutions, capabilities, and functional aspects.
  • the resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready, efficient, and economical manufacturing, application, and utilization.

Abstract

An integrated circuit package system provides: forming a stack module including: providing a stack die and encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die; mounting the stack module on a package base; connecting the pad to the package base; mounting a top die on the protruding support; connecting the top die to the package base; and encapsulating the top die, the package base, and the stack module with a package encapsulant.

Description

CROSS-REFERENCE TO RELATED APPLICATION(S)
The present application contains subject matter related to co-pending U.S. patent application Ser. No. 11/957,862 filed Dec. 17, 2007. The related application is assigned to STATS ChipPAC Ltd.
TECHNICAL FIELD
The present invention relates generally to integrated circuit packages and more particularly to integrated circuit package systems with stackable devices.
BACKGROUND ART
The integrated circuit package is the building block used in a high performance electronic system to provide applications for usage in products such as automotive vehicles, pocket personal computers, intelligent portable military devices, aeronautical spacecraft payloads, and a vast line of other similar products that require small compact electronics supporting many complex functions.
The integrated circuit package can include a package base or package substrate providing a mounting structure for attachment of at least one chip or die and an enclosure such as an epoxy applied on it to protect its contents. Typically, one side of the chip or die is used primarily for the mounting the chip or die.
The other side of the chip or die, referred to as an active surface of the chip or die, has electrically conductive areas that provide for electrical connections to its circuitry. Connectors, consisting of electrically conductive material, attach to the conductive areas to provide electrical connection between the circuitry of the chip or die and other circuitry not of the same chip or die.
The other circuitry can be from several possible sources. One possible source can be circuitry resident within the integrated circuit package, such as from another chip, indicative of a multiple chip integrated circuit package. Another possible source can be of circuitry residing outside the integrated circuit package such as from a printed circuit board within the electronic system.
Yet another possible source can be circuitry from one or more separate integrated circuit packages having one or more chips or dice within it. The separate integrated circuit packages can be connected with the conductors and enclosed together resulting in a single sealed package structure, or can be externally connected onto the single sealed package structure. Integrated circuit packages with small footprints and high internal IO connectivity are sought after for products with small printed circuit board systems. Global market demands also require solutions that provide lower costs and higher reliability through simplified manufacturing processing and early testing of circuitry for known good die (KGD) during fabrication which result in higher yield and improved circuitry reliability. Also, the leverage and flexibility provided by replacing package components as needed contribute to market leadership.
Attempts have failed to provide a complete solution addressing simplified manufacturing processing, smaller dimensions, lower costs due to design flexibility, reduced package counts, increased functionality, leveragability, and increased IO connectivity capabilities.
In view of the ever-increasing commercial competitive pressures, along with growing consumer expectations and the diminishing opportunities for meaningful product differentiation in the marketplace, it is critical that answers be found for these problems.
Solutions to these problems have been long sought but prior developments have not taught or suggested any solutions and, thus, solutions to these problems have long eluded those skilled in the art.
DISCLOSURE OF THE INVENTION
The present invention provides an integrated circuit package system for stackable devices that includes: forming a stack module including: providing a stack die, and encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die; mounting the stack module on a package base; connecting the pad to the package base; mounting a top die on the protruding support; connecting the top die to the package base; and encapsulating the top die, the package base, and the stack module with a package encapsulant.
Certain embodiments of the invention have other aspects in addition to or in place of those mentioned above. The aspects will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a top view of an integrated circuit package system in a first embodiment of the present invention;
FIG. 2 is a cross-sectional view of the integrated circuit package system taken along a line 2-2 of FIG. 1;
FIG. 3 is a cross-sectional view of the integrated circuit package system in a carrier formation phase of the present invention;
FIG. 4 is the structure of FIG. 3 in a pad formation phase;
FIG. 5 is the structure of FIG. 4 in a connection phase;
FIG. 6 is the structure of FIG. 5 in an encapsulation phase;
FIG. 7 is the structure of FIG. 6 in a singulation phase;
FIG. 8 is the structure of FIG. 2 in a stack integration phase;
FIG. 9 is a top view of an integrated circuit package system in a second embodiment of the present invention;
FIG. 10 is a cross-sectional view of the integrated circuit package system taken along a line 10-10 of FIG. 9;
FIG. 11 is the structure of FIG. 10 in a stack integration phase;
FIG. 12 is a top view of an integrated circuit package system in a third embodiment of the present invention;
FIG. 13 is a cross-sectional view of the integrated circuit package system taken along a line 13-13 of FIG. 12;
FIG. 14 is the structure of FIG. 13 in a stack integration phase;
FIG. 15 is a top view of an integrated circuit package system in a fourth embodiment of the present invention;
FIG. 16 is a cross-sectional view of the integrated circuit package system taken along a line 16-16 of FIG. 15;
FIG. 17 is the structure of FIG. 16 in a stack integration phase;
FIG. 18 is a cross-sectional view of an integrated circuit package system in a fifth embodiment of the present invention; and
FIG. 19 is shown a flow chart of an integrated circuit package system for manufacturing the integrated circuit package system in an embodiment of the present invention.
 BEST MODE FOR CARRYING OUT THE INVENTION
The following embodiments are described in sufficient detail to enable those skilled in the art to make and use the invention. It is to be understood that other embodiments would be evident based on the present disclosure, and that system, process, or mechanical changes may be made without departing from the scope of the present invention.
In the following description, numerous specific details are given to provide a thorough understanding of the invention. However, it will be apparent that the invention may be practiced without these specific details. In order to avoid obscuring the present invention, some well-known circuits, system configurations, and process steps are not disclosed in detail. Likewise, the drawings showing embodiments of the system are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown greatly exaggerated in the drawing FIGS.
Where multiple embodiments are disclosed and described, having some features in common, for clarity and ease of illustration, description, and comprehension thereof, similar and like features one to another will ordinarily be described with like reference numerals. The embodiments may be numbered first embodiment, second embodiment, etc. as a matter of descriptive convenience and are not intended to have any other significance or provide limitations for the present invention.
For expository purposes, the term “horizontal” as used herein is defined as a plane parallel to the plane or surface of the invention, regardless of its orientation. The term “vertical” refers to a direction perpendicular to the horizontal as just defined. Terms, such as “on”, “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane.
The term “on” as used herein means and refers to direct contact among elements. The term “processing” as used herein includes deposition of material, patterning, exposure, development, etching, cleaning, and/or removal of the material or trimming as required in forming a described structure. The term “system” as used herein means and refers to the method and to the apparatus of the present invention in accordance with the context in which the term is used.
Referring now to FIG. 1, therein is shown a top view of an integrated circuit package system 100 in a first embodiment of the present invention. The integrated circuit package system 100 can preferably include a stack module 102, such as an internal stacking module, having protruding supports 104, pads 106, a top surface 108, and an attachment layer 110.
The stack module 102 can be rectangular in shape with the top surface 108 consisting of an insulating material 112 such as an encapsulant with the protruding supports 104 on the top surface 108. The protruding supports 104 can be formed using the insulating material 112 or with material having similar structural and isolation properties. The pads 106, such as bonding pads, leads, or similar propertied material, can be located adjacent sides 114 of the stack module 102 and exposed adjacent the insulating material 112. The attachment layer 110, rectangular in shape, can be located centrally and exposed adjacent the insulating material 112 of the stack module 102.
The protruding supports 104 can be located at a predetermined distance from each corner of the stack module 102. It is noted that the protruding supports 104 could optionally be located anywhere on the top surface 108 adjacent the pads 106 or the attachment layer 110. The protruding supports 104 are shown having a circular shape and it is noted the shape, the size, or the quantity of the protruding supports 104 are non-restrictive and can be modified based on end user product requirements.
Referring now to FIG. 2, therein is shown a cross-sectional view of the integrated circuit package system 100 taken along a line 2-2 of FIG. 1. The protruding supports 104 can be used to support and mount components such as devices or packages. The protruding supports 104 can be formed to rise a pre-determined vertical distance 202 above the top surface 108 to accommodate clearance specific connectivity requirements, such as restrictive wire loop heights or solder heights, when connecting to any of the pads 106 on the stack module 102 or with any components mounted above the stack module 102.
Within the insulating material 112, a stack die 204 can be located below the attachment layer 110 and connectivity between the circuitry of the stack die 204 and the pads 106 can be provided with interconnects 206 such as bond wires or similar electrical conductors located beneath the top surface 108.
The stack module 102 can preferably be further incorporated into a next level of integration as one or part of a series of modules joined to form a single integrated circuit package.
It has been found that vast improvements in yield and costs occur as the result of early testing to guarantee and certify the stack module 102 as “known good package” units prior to the next level of package integration and assembly.
Referring now to FIG. 3, therein is shown a cross-sectional view of the integrated circuit package system 100 in a carrier formation phase of the present invention. A carrier 302 is shown having a pre-determined length 304 between outer edges 306. The pre-determined length 304 as-well-as width of the carrier 302 can be selected to produce one to any number of replications of the stack module 102. For purposes of illustration, the pre-determined length 304 and the width of the carrier 302 is chosen to illustrate a typical process flow that can be used for the manufacturing of two replicas of the stack module 102 of FIG. 1.
The carrier 302, rectangular in shape, can include material such as copper foil, aluminum foil, dummy silicon, or any other acceptable carrier material. Cavities 308, having a cylindrical profile can be formed adjacent a top surface 310 of the carrier 302 using methods such as photo patterning and etching processes or any other method suitable for usage on the carrier material.
The cavities 308 can each be formed adjacent each corner of the carrier 302 and adjacent four corners created by the intersection of the outer edges 306 and of a reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302.
Referring now to FIG. 4, therein is shown the structure of FIG. 3 in a pad formation phase. The carrier 302 can include the pads 106 formed on the top surface 310 between the outer edges 306 of the carrier 302 and the cavities 308 adjacent the outer edges 306. The pads 106 can also be formed on the top surface 310 between the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 and the cavities 308 closest each side of the reference line. The pads 106 can be formed using a photo patterning and electroplating process or any other process method compatible with the selected technology.
Referring now to FIG. 5, therein is shown the structure of FIG. 4 in a connection phase. The carrier 302 can preferably include the stack die 204 and an array die 502. The stack die 204 can be positioned over the top surface 310, left of the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 and centrally located within a perimeter consisting of the cavities 308 within the left side.
The array die 502, such as another of the stack die 204 of FIG. 2, can be positioned over the top surface 310, right of the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 and centrally located within a perimeter consisting of the cavities 308 within the right side. The stack die 204 and the array die 502 can be mounted on the top surface 310 using the attachment layer 110.
One or more of the pads 106 located left of the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 can be electrically connected to the circuitry of the stack die 204 using the interconnects 206. One or more of the pads 106 located right of the reference line formed on the top surface 310 perpendicularly bisecting the length of the carrier 302 can be electrically connected to the circuitry of the array die 502 using the interconnects 206.
Referring now to FIG. 6, therein is shown the structure of FIG. 5 in an encapsulation phase. The insulating material 112 can be used to fill the cavities 308 located on the top surface 310 and applied over the stack die 204, the stack die 502, the interconnects 206 and the top surface 310 of the carrier 302. The side opposite the top surface 310 of the carrier 302 is exposed and free of the insulating material 112. The outer edges of the carrier 302 can optionally be exposed and free of the insulating material 112.
Referring now to FIG. 7, therein is shown the structure of FIG. 6 in a singulation phase. The singulation phase includes removal of the carrier 302 and formation of the stack module 102 covered with the insulating material 112 and an array module 702 covered with the insulating material 112 as a result of a bi-sectional cut at a location one-half the distance from an end of the pre-determined length of FIG. 3. The carrier 302 can be removed using a process such as an etching process or similar removal process suitable for the carrier material implemented resulting in the protruding supports 104 located adjacent the pads 106. The bi-sectional cut could be the result of a cutting, sawing, or similar singulation process suitable for the carrier material implemented.
It is noted that the array module 702, such as an internal stacking array module, can be an identical replica of the stack module 102 provided the array die 502 is identical in circuitry and connectivity with the circuitry and connectivity of the stack die 204. Also, the stack die 204 could be unique in circuitry or connectivity in comparison with the circuitry or connectivity of the array die 502 which would result in the stack module 102 having different functionality from the array module 702.
Referring now to FIG. 8, therein is shown the structure of FIG. 2 in a stack integration phase. The integrated circuit package system 100 can preferably include a package base 802, the stack module 102, a top die 804, and a package encapsulant 806. The package base 802 can include a substrate 808 having conductors 810, such as bond pads, on a system surface 812 and on a component surface 814 located on a side opposite the system surface 812. The component surface 814 of the package base 802 can include an area having a base attachment layer 816 for the purposes of mounting the stack module 102.
Connectivity between the system surface 812, the component surface 814, and the conductors 810 can be provided by electrically conductive material located on and within the substrate 808, such as wire, multiple layers of trace, or similar functionally equivalent material. System connectors 818 such as solder balls can be used to provide connectivity between the package base 802 and a next level of system integration such a printed circuit board.
The surface of the stack module 102 opposite the surface having the protruding supports 104 can be attached on to the base attachment layer 816 of package base 802. Stack interconnects 820, such as bond wires, can provide connectivity between the pads 106 of the stack module 102 and the conductors 810 on the component surface 814 of the package base 802.
The top die 804 can be mounted onto the protruding supports 104 using a chip attachment layer 822 such as an epoxy or other functionally equivalent liquid or film adhesive. Top die interconnects 824, such as bond wires, solder balls, or similar electrical connectors, provide connectivity between circuitry of the top die 804 and the conductors 810 on the component surface 814 of the package base 802. The package encapsulant 806, such as an epoxy or material having similar protective properties can be applied over the component surface 814 of the package base 802, over the top die 804, and surround the top die interconnects 824, the stack interconnects 820, and the stack module 102.
The resulting integrated circuit package system 100, provides connectivity between the top die 804, the circuitry of the stack module 102, and a next level system.
It has been unexpectedly discovered that the protruding supports 104 eliminated the need for package spacers, resulting in enormous cost savings as well as improved structural rigidity preventing module warpage and providing precise solder ball height control.
Referring now to FIG. 9, therein is shown a top view of an integrated circuit package system 900 in a second embodiment of the present invention. The integrated circuit package system 900 can preferably include a stack module 902, such as an internal stacking module, having protruding supports 904, leads 906, a top surface 908, and an exposed die paddle 910. The stack module 902 can be rectangular in shape with the top surface 908 consisting of an insulating material 912 such as an encapsulant with the protruding supports 904 on the top surface 908.
The protruding supports 904 can be formed using the insulating material 912 or with material having similar structural and isolation properties. The leads 906, such as bonding pads, leads, or similar propertied material, can be located adjacent sides 914 of the stack module 902 and exposed adjacent the insulating material 912. The exposed die paddle 910, rectangular in shape, can be located centrally and exposed adjacent the insulating material 912 of the stack module 902.
The protruding supports 904 can be located adjacent each corner on the top surface 908 of the stack module 902. It is noted that the protruding supports 904 could optionally be located anywhere on the top surface 908 adjacent the leads 906 or the exposed die paddle 910. The protruding supports 904 are shown having a rectangular shape and it is noted the shape, the size, or the quantity of the protruding supports 904 are non-restrictive and can be modified based on end user product requirements.
Referring now to FIG. 10, therein is shown a cross-sectional view of the integrated circuit package system 900 taken along a line 10-10 of FIG. 9. The protruding supports 904 can be used to support and mount components such as devices or packages. The protruding supports 904 can be formed to rise a pre-determined vertical distance 1002 above the top surface 908 to accommodate clearance specific connectivity requirements, such as restrictive wire loop heights or solder heights, when connecting to any of the leads 906 on the stack module 902 or with any components mounted above the stack module 902.
Below the exposed die paddle 910, a stack die 1004 within the insulating material 912 can be mounted to the exposed die paddle 910 using the attachment layer 110. Connectivity between the circuitry of the stack die 1004 and the leads 906 can be provided with interconnects 1006 such as bond wires or similar electrical conductors located beneath the top surface 908. The interconnects 1006 can be used to connect the exposed die paddle 910 to the electrical grounds within the stack module 902 to improve electrical performance characteristics.
The stack module 902 can be incorporated into a next level of integration as one or part of a series of modules joined to form a single integrated circuit package.
Referring now to FIG. 11, therein is shown the structure of FIG. 10 in a stack integration phase. The integrated circuit package system 900 can preferably include the package base 802, the stack module 902, the top die 804, and the package encapsulant 806. The surface of the stack module 902 opposite the surface having the protruding supports 904 and the exposed die paddle 910 can be attached on to the base attachment layer 816 of package base 802. The stack interconnects 820 can provide connectivity between the leads 906 of the stack module 902 and the conductors 810 on the component surface 814 of the package base 802.
The chip attachment layer 822 can be applied onto the exposed end of each of the protruding supports 904 to provide attachment areas for the mounting of the top die 804. The top die interconnects 824 provide electrical connectivity between circuitry of the top die 804 and the conductors 810 on the component surface 814 of the package base 802. The package encapsulant 806, can be applied over the component surface 814 of the package base 802, over the top die 804, and surround the stack module 902, the top die interconnects 824, and the stack interconnects 820.
The system connectors 818 can provide electrical connectivity between the integrated circuit package system 900 and a next level system such as a printed circuit board.
It has been discovered that the reduction in usage of the chip attachment layer 822 due to having the attachment layer 822 applied only onto the exposed end of the protruding supports 904 results in significant cost savings.
Referring now to FIG. 12, therein is shown a top view of an integrated circuit package system 1200 in a third embodiment of the present invention. The integrated circuit package system 1200 can preferably include a stack module 1202, such as an internal stacking module, having protruding supports 1204, pads 1206, a top surface 1208, and exposed contacts 1210, such as solder wettable pads. The stack module 1202 can be rectangular in shape with the top surface 1208 consisting of an insulating material 1212 such as an encapsulant with the protruding supports 1204 on the top surface 1208.
The pads 1206, such as bonding pads, leads, or similar propertied material, can be located adjacent sides 1214 of the stack module 1202 and exposed adjacent the insulating material 1212. The exposed contacts 1210, individually circular in shape, can be located centrally and distributed in a rectangular grid array pattern. The exposed contacts 1210 can be exposed adjacent the insulating material 1212 of the stack module 1202. The individual size, shape, location, or distribution of the exposed contacts 1210 is non-restrictive and can be modified based on end user product requirements.
The protruding supports 1204 can be formed using the insulating material 1212 or any other material having similar structural and isolation properties. The protruding supports 1204 can be located adjacent each corner on the top surface 1208 of the stack module 1202. It is noted that the protruding supports 1204 could optionally be located anywhere on the top surface 1208 adjacent the pads 1206 or the exposed contacts 1210. The protruding supports 1204 are shown having a rectangular shape and it is noted the shape, the size, or the quantity of the protruding supports 1204 are non-restrictive and can be modified based on end user product requirements.
Referring now to FIG. 13, therein is shown a cross-sectional view of the integrated circuit package system 1200 taken along a line 13-13 of FIG. 12. The protruding supports 1204 can be used to support and mount components such as devices or packages. The protruding supports 1204 can be formed to rise a pre-determined vertical distance 1302 above the top surface 1208 to accommodate clearance specific connectivity requirements, such as restrictive wire loop heights or solder heights, when connecting to any of the pads 1206 on the stack module 1202 or with any components mounted above the stack module 1202.
A circuit board 1304 having a stack die 1306, such as a package with solder bumps, discrete components 1308, and interconnect pads 1310 can be mounted below the exposed contacts 1210. The interconnect pads 1310 on a side of the circuit board 1304 can be attached to the surface of the exposed contacts 1210 opposite the surface exposed adjacent the insulating material 1212 of the exposed contacts 1210 to provide connectivity between the circuit board 1304 and the exposed contacts 1210 using board interconnects 1312.
The circuit board 1304, the stack die 1306, the discrete components 1308, and the interconnect pads 1310 can be imbedded within the insulating material 1212 of the stack module 1202. The circuit board 1304 can contain conductive trace material, such as copper, aluminum, or trace material having similar properties, used to provide connectivity between the stack die 1306, the discrete components 1308, and the interconnect pads 1310.
The interconnects 1006 can be used to provide connectivity between the circuit board 1304 and the pads 1206 of the stack module 1202. The stack module 1202 can be pre-tested prior to integration into a next level of integration as one or part of a series of modules joined to form a single integrated circuit package.
Referring now to FIG. 14, therein is shown the structure of FIG. 13 in a stack integration phase. The integrated circuit package system 1200 can preferably include the package base 802, the stack module 1202, a top die 1402 having top die interconnects 1404, such as bond wires, solder balls, or similar electrical connectors, and the package encapsulant 806. The surface of the stack module 1202 opposite the surface having the protruding supports 1204 can be attached on to the base attachment layer 816 of package base 802. The stack interconnects 820 can provide electrical connectivity between the pads 1206 of the stack module 1202 and the conductors 810 on the component surface 814 of the package base 802.
The circuitry of the top die 1402 can have electrical connectivity to the stack module 1202 by attaching the top die interconnects 1404 onto the exposed contacts 1210 of the stack module 1202. The protruding supports 1204 of the stack module 1202 can be used to support the top die 1402 during the manufacturing of the integrated circuit package system 1200 by providing pre-determined gap clearance for the top die interconnects 1404. The protruding supports 1204 also can provide a pre-determined planar relationship between surfaces of the top die 1402 and the stack module 1202 as well as addressing other process related requirements.
The package encapsulant 806, can be applied over the component surface 814 of the package base 802, over the top die 1402, and surround the stack module 1202, the top die interconnects 824, and the stack interconnects 820. The system connectors 818 can provide connectivity between the integrated circuit package system 1200 and a next level system such as a printed circuit board.
Referring now to FIG. 15, therein is shown a top view of an integrated circuit package system 1500 in a fourth embodiment of the present invention. The integrated circuit package system 1500 can preferably include a stack module 1502, such as an internal stacking module, having protruding supports 1504, pads 1506, a top surface 1508, and exposed contacts 1510, such as solder wettable pads. The stack module 1502 can be rectangular in shape with the top surface 1508 consisting of an insulating layer 1512 used to protect conductive material located below the top surface 1508.
The pads 1506, such as bonding pads, leads, or similar propertied material, can be located adjacent sides 1514 of the stack module 1502 and exposed adjacent the insulating layer 1512. The exposed contacts 1510, individually circular in shape, can be located centrally and distributed in a rectangular grid array pattern. The exposed contacts 1510 can be exposed adjacent the insulating layer 1512 of the stack module 1502. The individual size, shape, location, or distribution of the exposed contacts 1510 is non-restrictive and can be modified based on end user product requirements.
The protruding supports 1504 can be located at a predetermined distance from each corner of the stack module 1502 and surrounded by the insulating layer 1512 on the top surface 1508. It is noted that the protruding supports 1504 could optionally be located anywhere on the top surface 1508 adjacent the pads 1506 or the exposed contacts 1510. The protruding supports 1504 are shown having a circular shape and it is noted the shape, the size, or the quantity of the protruding supports 1504 are non-restrictive and can be modified based on end user product requirements.
Referring now to FIG. 16, therein is shown a cross-sectional view of the integrated circuit package system 1500 taken along a line 16-16 of FIG. 15. Located below the exposed contacts 1510 adjacent the insulating layer 1512 on the top surface 1508 is a routing layer 1602 consisting of conductive material such as copper or other conductive material having similar properties. The exposed contacts 1510 can be formed on the routing layer 1602 and can include conductive material such as copper, gold, or other conductive material having similar properties.
The stack die 204 can be attached below the routing layer 1602 located under the exposed contacts 1510 using the attachment layer 110. The interconnects 1006 can be connected between the routing layer 1602 and the circuitry of the stack die 204 or the pads 1506 providing connectivity between the stack die 204, the routing layer 1602, and the pads 1506. An insulating material 1604 such as an encapsulant can be applied over the stack die 204, the interconnects 1006, and the surface of the routing layer 1602 opposite the routing layer 1602 surface adjacent the top surface 1508.
The protruding supports 1504 can be formed from the insulating material 1604 or any other material having similar structural and isolation properties. The protruding supports 1504 can extend from within the insulating material 1604, through the insulating layer 1512, and extend above the top surface 1508. The protruding supports 1504 rise a pre-determined vertical distance 1606 above the top surface 1208 to accommodate clearance specific connectivity requirements, such as restrictive wire loop heights or solder heights, when connecting to any of the pads 1506 on the stack module 1502 or with any components mounted above the stack module 1502.
The stack module 1502 can be further incorporated into a next level of integration as one or part of a series of modules joined to form a single integrated circuit package.
Referring now to FIG. 17, therein is shown the structure of FIG. 16 in a stack integration phase. The integrated circuit package system 1500 can preferably include the package base 802, the stack module 1502, a top die 1702 having top die interconnects 1704, such as bond wires, solder balls, or similar electrical connectors, and the package encapsulant 806. The surface of the stack module 1502 opposite the surface having the protruding supports 1504 can be attached on to the base attachment layer 816 of package base 802. The stack interconnects 820 can provide electrical connectivity between the pads 1506 of the stack module 1502 and the conductors 810 on the component surface 814 of the package base 802.
The circuitry of the top die 1702 can have electrical connectivity to the stack module 1502 by attaching the top die interconnects 1704 onto the exposed contacts 1510 of the stack module 1502. The protruding supports 1504 of the stack module 1502 can be used to support the top die 1702 during the manufacturing of the integrated circuit package system 1500 by providing pre-determined gap clearance for the top die interconnects 1704. The protruding supports 1504 also can provide a pre-determined planar relationship between surfaces of the top die 1702 and the stack module 1502 as well as addressing other process related requirements.
The package encapsulant 806, can be applied over the component surface 814 of the package base 802, over the top die 1702, and surround the stack module 1502, the top die interconnects 824, and the stack interconnects 820. The system connectors 818 can provide connectivity between the integrated circuit package system 1500 and a next level system such as a printed circuit board.
Referring now to FIG. 18, therein is shown a cross-sectional view of an integrated circuit package system 1800 in a fifth embodiment of the present invention. The integrated circuit package system 1800 can preferably include the package base 802, the stack module 102, the array module 702, the top die 804, and the package encapsulant 806.
The surface of the stack module 102 opposite the surface having the protruding supports 104 of the stack module 102 can be attached on to the base attachment layer 816 of package base 802. The stack interconnects 820 can provide electrical connectivity between the pads 106 of the stack module 102 and the conductors 810 on the component surface 814 of the package base 802.
The surface of the array module 702 opposite the surface having the protruding supports 104 of the array module 702 can be attached on to the protruding supports 104 of the stack module 102 using a stack attachment layer 1802. The stack interconnects 820 can be used to provide electrical connectivity between the pads 106 of the array module 702 and the conductors 810 on the component surface 814 of the package base 802
The chip attachment layer 822 can be applied onto the exposed end of each of the protruding supports 104 of the array module 702 to provide attachment areas for the mounting of the top die 804. The top die interconnects 824 provide electrical connectivity between circuitry of the top die 804 and the conductors 810 on the component surface 814 of the package base 802. The package encapsulant 806, can be applied over the component surface 814 of the package base 802, over the top die 804, and surround the stack module 102, the array module 702, the top die interconnects 824, and the stack interconnects 820.
The system connectors 818 can provide connectivity between the integrated circuit package system 1800 and a next level system such as a printed circuit board.
Referring now to FIG. 19, therein is shown a flow chart of an integrated circuit package system 1900 for manufacturing the integrated circuit package system 100 in an embodiment of the present invention. The system 1900 includes forming a stack module including: providing a stack die, and encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die in a block 1902; mounting the stack module on a package base in a block 1904; connecting the pad to the package base in a block 1906; mounting a top die on the protruding support in a block 1908; connecting the top die to the package base in a block 1910; and encapsulating the top die, the package base, and the stack module with a package encapsulant in a block 1912.
In greater detail, a system to provide the method and apparatus of the integrated circuit package system 100, in an embodiment of the present invention, is performed as follows:
1. Forming an internal stacking module including: providing a stack die, and encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die.
2. Providing a package base having a component surface.
3. Mounting the internal stacking module on the component surface.
4. Connecting a stack interconnect between the pad and the component surface.
5. Mounting a top die on the protruding support.
6. Connecting a top die interconnect between the top die and the component surface.
7. Applying a package encapsulant over the top die, over the component surface, and adjacent the internal stacking module, the stack interconnect and the top die interconnect.
Thus, it has been found that the integrated circuit package system method and apparatus of the present invention furnish important and heretofore unknown and unavailable solutions, capabilities, and functional aspects. The resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready, efficient, and economical manufacturing, application, and utilization.
While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations, which fall within the scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

Claims (16)

1. An integrated circuit package system comprising:
forming a stack module including:
providing a stack die,
encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die;
providing a routing layer,
connecting the stack die to the routing layer,
encapsulating the routing layer and the stack die with the insulating material having the protruding support and the pad and an exposed contact connected to the routing layer; and
further comprising:
mounting the stack module on a package base;
connecting the pad to the package base;
mounting a top die on the protruding support, supported with the protruding support;
connecting the top die to the exposed contact;
connecting the top die to the package base; and
encapsulating the top die, the package base, and the stack module with a package encapsulant.
2. The system as claimed in claim 1 wherein:
forming the stack module includes:
providing an exposed die paddle,
attaching the stack die to the exposed die paddle, and
encapsulating the stack die with the insulating material having the protruding support and the pad connected to the stack die or the exposed die paddle.
3. The system as claimed in claim 1 wherein:
forming the stack module includes:
providing a circuit board,
connecting a discrete component to the circuit board,
connecting the stack die to the circuit board,
connecting the circuit board to the pad and the exposed contact,
encapsulating the circuit board, the stack die, and the discrete component with the insulating material having the protruding support and the pad and the exposed contact connected to the circuit board; and
further comprising:
connecting the top die to the exposed contact; and
supporting the top die with the protruding support.
4. The system as claimed in claim 1 further comprising:
forming an array module including:
providing an array die,
encapsulating the array die with an insulating material having another protruding support and another pad connected to the array die; and
further comprising:
mounting the array module on the stack module;
connecting the pad of the array module to the package base;
mounting the top die on the protruding support of the array module; and
encapsulating the top die, the package base, the array module, and the stack module with the package encapsulant.
5. An integrated circuit package system comprising:
forming an internal stacking module including:
providing a stack die,
encapsulating the stack die with an insulating material having a protruding support and a pad connected to the stack die;
providing an exposed die paddle,
attaching the stack die to the exposed die paddle,
connecting the stack die to the exposed die paddle,
encapsulating the stack die with the insulating material having the protruding support and the pad connected to the stack die or the exposed die paddle; and
further comprising:
providing a package base having a component surface;
mounting the internal stacking module on the component surface;
connecting a stack interconnect between the pad and the component surface;
mounting a top die on the protruding support;
connecting a top die interconnect between the top die and the component surface; and
applying a package encapsulant over the top die, over the component surface, and adjacent the internal stacking module, the stack interconnect and the top die interconnect.
6. The system as claimed in claim 5 wherein:
forming the internal stacking module includes:
providing a circuit board,
connecting a discrete component to the circuit board,
connecting the stack die to the circuit board,
connecting the pad to the circuit board,
providing an exposed contact,
connecting a board interconnect between the circuit board and the exposed contact,
encapsulating the circuit board, the stack die, and the discrete component with the insulating material having the protruding support, the pad connected to the circuit board, and the exposed contact adjacent the insulating material; and
further comprising:
connecting the top die to the exposed contact; and
supporting the top die with the protruding support.
7. The system as claimed in claim 5 wherein:
forming the internal stacking module includes:
providing a routing layer having an exposed contact,
connecting the stack die to the routing layer,
connecting the pad to the routing layer,
encapsulating the routing layer and the stack die with the insulating material having the protruding support, and the exposed contact adjacent the insulating material; and
further comprising:
connecting the top die to the exposed contact; and
supporting the top die with the protruding support.
8. The system as claimed in claim 5 further comprising:
forming an internal stacking array module including:
providing an array die,
encapsulating the array die with an insulating material having another of the protruding support and another of the pad connected to the array die; and
further comprising:
mounting the internal stacking array module on the internal stack module;
connecting another of the stack interconnect between the pad of the internal stacking array module and the component surface;
mounting the top die on the protruding support of the internal stacking array module; and
applying the package encapsulant over the top die, over the component surface, and adjacent the internal stacking array module, the internal stacking module, the stack interconnect and the top die interconnect.
9. An integrated circuit package system comprising:
a stack module including:
a stack die,
the stack die encapsulated with an insulating material having a protruding support and a pad connected to the stack die;
a routing layer,
the stack die connected to the routing layer,
the routing layer and the stack die encapsulated with the insulating material having the protruding support and the pad and an exposed contact connected to the routing layer; and
further comprising:
the stack module mounted on a package base;
the pad connected to the package base;
a top die connected to the package base;
the top die connected to the exposed contact;
the top die supported with the protruding support; and
the top die, the package base, and the stack module encapsulated with a package encapsulant.
10. The system as claimed in claim 9 wherein:
the stack module includes:
an exposed die paddle,
the stack die attached to the exposed die paddle, and
the stack die encapsulated with the insulating material having the protruding support and the pad connected to the stack die or the exposed die paddle.
11. The system as claimed in claim 9 wherein:
the stack module includes:
a circuit board,
a discrete component connected the circuit board,
the stack die connected to the circuit board,
the circuit board connected to the pad and the exposed contact,
the circuit board, the stack die, and the discrete component encapsulated with the insulating material having the protruding support and the pad and the exposed contact connected to the circuit board; and
wherein:
the top die is connected to the exposed contact; and
the top die is supported with the protruding support.
12. The system as claimed in claim 9 further comprising:
an array module including:
an array die,
the array die encapsulated with an insulating material having another protruding support and another pad connected to the array die; and
further comprising:
the array module mounted on the stack module;
the pad of the array module connected to the package base;
the top die mounted on the protruding support of the array module; and
the top die, the package base, the array module, and the stack module encapsulated with the package encapsulant.
13. The system as claimed in claim 9 wherein:
the stack module is an internal stacking module;
the package base has a component surface;
the internal stacking module is mounted on the component surface;
the pad and the component surface are connected with a stack interconnect therebetween;
the top die is mounted on the protruding support;
the top die and the component surface have a top die interconnect connected therebetween; and
the package encapsulant is applied over the component surface, and adjacent the internal stacking module, the stack interconnect and the top die interconnect.
14. The system as claimed in claim 13 wherein:
the internal stacking stack module includes:
an exposed die paddle,
the stack die attached to the exposed die paddle,
the stack die connected to the exposed die paddle, and
the stack die encapsulated with the insulating material having the protruding support and the pad connected to the stack die or the exposed die paddle.
15. The system as claimed in claim 13 wherein:
the internal stacking module includes:
a circuit board,
a discrete component connected to the circuit board,
the stack die connected to the circuit board,
the pad connected to the circuit board,
the exposed contact,
a board interconnect connected between the circuit board and the exposed contact,
the circuit board, the stack die, and the discrete component encapsulated with the insulating material having the protruding support, the pad connected to the circuit board, and the exposed contact adjacent the insulating material; and
wherein:
the top die is connected to the exposed contact; and
the top die is supported with the protruding support.
16. The system as claimed in claim 13 further comprising:
an internal stacking array module includes:
an array die,
the array die encapsulated with an insulating material having another of the protruding support and another of the pad connected to the array die; and
further comprising:
the internal stacking array module mounted on the internal stack module;
another of the stack interconnect connected between the pad of the internal stacking array module and the component surface;
the top die mounted on the protruding support of the internal stacking array module; and
the package encapsulant applied over the top die, over the component surface, and adjacent the internal stacking array module, the internal stacking module, the stack interconnect and the top die interconnect.
US12/238,183 2008-09-25 2008-09-25 Integrated circuit package system for stackable devices Active 2029-02-11 US7859094B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/238,183 US7859094B2 (en) 2008-09-25 2008-09-25 Integrated circuit package system for stackable devices
US12/964,644 US8368199B2 (en) 2008-09-25 2010-12-09 Integrated circuit package system for stackable devices and method for manufacturing thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/238,183 US7859094B2 (en) 2008-09-25 2008-09-25 Integrated circuit package system for stackable devices

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/964,644 Continuation US8368199B2 (en) 2008-09-25 2010-12-09 Integrated circuit package system for stackable devices and method for manufacturing thereof

Publications (2)

Publication Number Publication Date
US20100072597A1 US20100072597A1 (en) 2010-03-25
US7859094B2 true US7859094B2 (en) 2010-12-28

Family

ID=42036787

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/238,183 Active 2029-02-11 US7859094B2 (en) 2008-09-25 2008-09-25 Integrated circuit package system for stackable devices
US12/964,644 Active US8368199B2 (en) 2008-09-25 2010-12-09 Integrated circuit package system for stackable devices and method for manufacturing thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/964,644 Active US8368199B2 (en) 2008-09-25 2010-12-09 Integrated circuit package system for stackable devices and method for manufacturing thereof

Country Status (1)

Country Link
US (2) US7859094B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170301598A1 (en) * 2005-08-19 2017-10-19 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US20200118991A1 (en) * 2018-10-15 2020-04-16 Intel Corporation Pre-patterned fine-pitch bond pad interposer

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9070851B2 (en) 2010-09-24 2015-06-30 Seoul Semiconductor Co., Ltd. Wafer-level light emitting diode package and method of fabricating the same
SG181248A1 (en) * 2010-11-15 2012-06-28 United Test & Assembly Ct Lt Semiconductor packages and methods of packaging semiconductor devices
US8860079B2 (en) 2010-11-15 2014-10-14 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
KR101711045B1 (en) * 2010-12-02 2017-03-02 삼성전자 주식회사 Stacked Package Structure
KR20120131530A (en) 2011-05-25 2012-12-05 삼성전자주식회사 Memory device and and fabricating method thereof

Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5394010A (en) * 1991-03-13 1995-02-28 Kabushiki Kaisha Toshiba Semiconductor assembly having laminated semiconductor devices
US6075710A (en) 1998-02-11 2000-06-13 Express Packaging Systems, Inc. Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips
US6369448B1 (en) 2000-01-21 2002-04-09 Lsi Logic Corporation Vertically integrated flip chip semiconductor package
US6407448B2 (en) 1998-05-30 2002-06-18 Hyundai Electronics Industries Co., Inc. Stackable ball grid array semiconductor package and fabrication method thereof
US6424031B1 (en) * 2000-05-08 2002-07-23 Amkor Technology, Inc. Stackable package with heat sink
US20030067082A1 (en) 2001-05-25 2003-04-10 Mark Moshayedi Apparatus and methods for stacking integrated circuit devices with interconnected stacking structure
US6555917B1 (en) 2001-10-09 2003-04-29 Amkor Technology, Inc. Semiconductor package having stacked semiconductor chips and method of making the same
US6638792B2 (en) 2001-01-30 2003-10-28 Micron Technology, Inc. Method for fabricating BOC semiconductor package
US6753599B2 (en) * 2001-02-12 2004-06-22 Samsung Electronics Co., Ltd. Semiconductor package and mounting structure on substrate thereof and stack structure thereof
US6768190B2 (en) 2002-01-25 2004-07-27 Advanced Semiconductor Engineering, Inc. Stack type flip-chip package
US6815254B2 (en) 2003-03-10 2004-11-09 Freescale Semiconductor, Inc. Semiconductor package with multiple sides having package contacts
US6828665B2 (en) 2002-10-18 2004-12-07 Siliconware Precision Industries Co., Ltd. Module device of stacked semiconductor packages and method for fabricating the same
US6861761B2 (en) 2002-12-31 2005-03-01 Advanced Semiconductor Engineering Inc. Multi-chip stack flip-chip package
US6906416B2 (en) 2002-10-08 2005-06-14 Chippac, Inc. Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package
US20050133932A1 (en) 2003-12-19 2005-06-23 Jens Pohl Semiconductor module with a semiconductor stack, and methods for its production
US7026709B2 (en) 2003-04-18 2006-04-11 Advanced Semiconductor Engineering Inc. Stacked chip-packaging structure
US20070059865A1 (en) 2004-12-22 2007-03-15 Siliconware Precision Industries Co., Ltd. Semiconductor package with a support structure and fabrication method thereof
US7279783B1 (en) 2003-10-29 2007-10-09 Silicon Pipe, Inc. Partitioned integrated circuit package with central clock driver
US7285850B2 (en) 2002-06-18 2007-10-23 Micron Technology, Inc. Support elements for semiconductor devices with peripherally located bond pads
US20070246815A1 (en) 2006-04-21 2007-10-25 Yung-Li Lu Stackable semiconductor package
US7298033B2 (en) 2003-06-30 2007-11-20 Samsung Electronics Co., Ltd. Stack type ball grid array package and method for manufacturing the same
US7310458B2 (en) 2001-10-26 2007-12-18 Staktek Group L.P. Stacked module systems and methods
US7355274B2 (en) 2004-12-10 2008-04-08 Samsung Electronics Co., Ltd. Semiconductor package, manufacturing method thereof and IC chip
US20080090329A1 (en) 2001-10-26 2008-04-17 Staktek Group L.P. Stacked Modules and Method
US20080099890A1 (en) 2006-10-30 2008-05-01 Powertech Technology Inc. Ball grid array package structure
US20080111224A1 (en) 2006-11-09 2008-05-15 Byun Hak-Kyoon Multi stack package and method of fabricating the same
US7391105B2 (en) 2003-08-28 2008-06-24 Samsung Electronics Co., Ltd. Unit semiconductor chip and multi chip package with center bonding pads and methods for manufacturing the same
US7420814B2 (en) 2004-10-07 2008-09-02 Samsung Electronics Co., Ltd. Package stack and manufacturing method thereof
US20090152740A1 (en) 2007-12-17 2009-06-18 Soo-San Park Integrated circuit package system with flip chip
US7557443B2 (en) 2005-08-19 2009-07-07 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US7589408B2 (en) 2006-05-30 2009-09-15 Advanced Semiconductor Engineering, Inc. Stackable semiconductor package
US7608921B2 (en) 2006-12-07 2009-10-27 Stats Chippac, Inc. Multi-layer semiconductor package

Patent Citations (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5394010A (en) * 1991-03-13 1995-02-28 Kabushiki Kaisha Toshiba Semiconductor assembly having laminated semiconductor devices
US6075710A (en) 1998-02-11 2000-06-13 Express Packaging Systems, Inc. Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips
US6407448B2 (en) 1998-05-30 2002-06-18 Hyundai Electronics Industries Co., Inc. Stackable ball grid array semiconductor package and fabrication method thereof
US6369448B1 (en) 2000-01-21 2002-04-09 Lsi Logic Corporation Vertically integrated flip chip semiconductor package
US6424031B1 (en) * 2000-05-08 2002-07-23 Amkor Technology, Inc. Stackable package with heat sink
US6638792B2 (en) 2001-01-30 2003-10-28 Micron Technology, Inc. Method for fabricating BOC semiconductor package
US6753599B2 (en) * 2001-02-12 2004-06-22 Samsung Electronics Co., Ltd. Semiconductor package and mounting structure on substrate thereof and stack structure thereof
US20030067082A1 (en) 2001-05-25 2003-04-10 Mark Moshayedi Apparatus and methods for stacking integrated circuit devices with interconnected stacking structure
US6555917B1 (en) 2001-10-09 2003-04-29 Amkor Technology, Inc. Semiconductor package having stacked semiconductor chips and method of making the same
US20080090329A1 (en) 2001-10-26 2008-04-17 Staktek Group L.P. Stacked Modules and Method
US7310458B2 (en) 2001-10-26 2007-12-18 Staktek Group L.P. Stacked module systems and methods
US6768190B2 (en) 2002-01-25 2004-07-27 Advanced Semiconductor Engineering, Inc. Stack type flip-chip package
US7285850B2 (en) 2002-06-18 2007-10-23 Micron Technology, Inc. Support elements for semiconductor devices with peripherally located bond pads
US6906416B2 (en) 2002-10-08 2005-06-14 Chippac, Inc. Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package
US6828665B2 (en) 2002-10-18 2004-12-07 Siliconware Precision Industries Co., Ltd. Module device of stacked semiconductor packages and method for fabricating the same
US6861761B2 (en) 2002-12-31 2005-03-01 Advanced Semiconductor Engineering Inc. Multi-chip stack flip-chip package
US6815254B2 (en) 2003-03-10 2004-11-09 Freescale Semiconductor, Inc. Semiconductor package with multiple sides having package contacts
US7026709B2 (en) 2003-04-18 2006-04-11 Advanced Semiconductor Engineering Inc. Stacked chip-packaging structure
US7298033B2 (en) 2003-06-30 2007-11-20 Samsung Electronics Co., Ltd. Stack type ball grid array package and method for manufacturing the same
US7391105B2 (en) 2003-08-28 2008-06-24 Samsung Electronics Co., Ltd. Unit semiconductor chip and multi chip package with center bonding pads and methods for manufacturing the same
US7279783B1 (en) 2003-10-29 2007-10-09 Silicon Pipe, Inc. Partitioned integrated circuit package with central clock driver
US20050133932A1 (en) 2003-12-19 2005-06-23 Jens Pohl Semiconductor module with a semiconductor stack, and methods for its production
US7420814B2 (en) 2004-10-07 2008-09-02 Samsung Electronics Co., Ltd. Package stack and manufacturing method thereof
US7355274B2 (en) 2004-12-10 2008-04-08 Samsung Electronics Co., Ltd. Semiconductor package, manufacturing method thereof and IC chip
US20070059865A1 (en) 2004-12-22 2007-03-15 Siliconware Precision Industries Co., Ltd. Semiconductor package with a support structure and fabrication method thereof
US7557443B2 (en) 2005-08-19 2009-07-07 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US20070246815A1 (en) 2006-04-21 2007-10-25 Yung-Li Lu Stackable semiconductor package
US7589408B2 (en) 2006-05-30 2009-09-15 Advanced Semiconductor Engineering, Inc. Stackable semiconductor package
US20080099890A1 (en) 2006-10-30 2008-05-01 Powertech Technology Inc. Ball grid array package structure
US20080111224A1 (en) 2006-11-09 2008-05-15 Byun Hak-Kyoon Multi stack package and method of fabricating the same
US7608921B2 (en) 2006-12-07 2009-10-27 Stats Chippac, Inc. Multi-layer semiconductor package
US20090152740A1 (en) 2007-12-17 2009-06-18 Soo-San Park Integrated circuit package system with flip chip

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170301598A1 (en) * 2005-08-19 2017-10-19 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US10431513B2 (en) * 2005-08-19 2019-10-01 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US11239128B2 (en) 2005-08-19 2022-02-01 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US20200118991A1 (en) * 2018-10-15 2020-04-16 Intel Corporation Pre-patterned fine-pitch bond pad interposer

Also Published As

Publication number Publication date
US8368199B2 (en) 2013-02-05
US20110079891A1 (en) 2011-04-07
US20100072597A1 (en) 2010-03-25

Similar Documents

Publication Publication Date Title
US7919871B2 (en) Integrated circuit package system for stackable devices
US8559185B2 (en) Integrated circuit package system with stackable devices and a method of manufacture thereof
US7872340B2 (en) Integrated circuit package system employing an offset stacked configuration
US6861288B2 (en) Stacked semiconductor packages and method for the fabrication thereof
US8232658B2 (en) Stackable integrated circuit package system with multiple interconnect interface
US7847382B2 (en) Integrated circuit packaging system with package stacking and method of manufacture thereof
US8130512B2 (en) Integrated circuit package system and method of package stacking
US7659609B2 (en) Integrated circuit package-in-package system with carrier interposer
US8106499B2 (en) Integrated circuit packaging system with a dual substrate package and method of manufacture thereof
US8536692B2 (en) Mountable integrated circuit package system with mountable integrated circuit die
US8368199B2 (en) Integrated circuit package system for stackable devices and method for manufacturing thereof
US9093391B2 (en) Integrated circuit packaging system with fan-in package and method of manufacture thereof
US7919360B1 (en) Integrated circuit packaging system with circuitry stacking and method of manufacture thereof
US8258614B2 (en) Integrated circuit package system with package integration
US20110127662A1 (en) Integrated circuit packaging system with stackable package and method of manufacture thereof
US8816487B2 (en) Integrated circuit packaging system with package-in-package and method of manufacture thereof
US20080315406A1 (en) Integrated circuit package system with cavity substrate
US7911040B2 (en) Integrated circuit package with improved connections
US7829984B2 (en) Integrated circuit package system stackable devices
US7785925B2 (en) Integrated circuit packaging system with package stacking and method of manufacture thereof
US7804166B2 (en) Integrated circuit package system with stacking module
US8481420B2 (en) Integrated circuit packaging system with lead frame stacking module and method of manufacture thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: STATS CHIPPAC LTD.,SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOW, SENG GUAN;HUANG, RUI;KUAN, HEAP HOE;REEL/FRAME:021672/0597

Effective date: 20080924

Owner name: STATS CHIPPAC LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOW, SENG GUAN;HUANG, RUI;KUAN, HEAP HOE;REEL/FRAME:021672/0597

Effective date: 20080924

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT, HONG KONG

Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748

Effective date: 20150806

Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY

Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748

Effective date: 20150806

AS Assignment

Owner name: STATS CHIPPAC PTE. LTE., SINGAPORE

Free format text: CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:038378/0309

Effective date: 20160329

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

AS Assignment

Owner name: STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD., SINGAPORE

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052924/0007

Effective date: 20190503

Owner name: STATS CHIPPAC, INC., CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:052924/0007

Effective date: 20190503

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

AS Assignment

Owner name: STATS CHIPPAC PTE. LTD., SINGAPORE

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 038378 FRAME: 0309. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:065236/0767

Effective date: 20160329