Suche Bilder Maps Play YouTube News Gmail Drive Mehr »
Anmelden
Nutzer von Screenreadern: Klicke auf diesen Link, um die Bedienungshilfen zu aktivieren. Dieser Modus bietet die gleichen Grundfunktionen, funktioniert aber besser mit deinem Reader.

Patentsuche

  1. Erweiterte Patentsuche
VeröffentlichungsnummerUS8482978 B1
PublikationstypErteilung
AnmeldenummerUS 13/170,202
Veröffentlichungsdatum9. Juli 2013
Eingetragen28. Juni 2011
Prioritätsdatum14. Sept. 2008
GebührenstatusBezahlt
Veröffentlichungsnummer13170202, 170202, US 8482978 B1, US 8482978B1, US-B1-8482978, US8482978 B1, US8482978B1
ErfinderUri Perlmutter, Shai Winter, Eyal Gurgi, Oren Golov, Micha Anholt
Ursprünglich BevollmächtigterApple Inc.
Zitat exportierenBiBTeX, EndNote, RefMan
Externe Links: USPTO, USPTO-Zuordnung, Espacenet
Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US 8482978 B1
Zusammenfassung
A method for data storage includes storing data in a group of analog memory cells by writing into the memory cells in the group respective storage values, which program each of the analog memory cells to a respective programming state selected from a predefined set of programming states, including at least first and second programming states, which are applied respectively to first and second subsets of the memory cells, whereby the storage values held in the memory cells in the first and second subsets are distributed in accordance with respective first and second distributions. A first median of the first distribution is estimated, and a read threshold, which differentiates between the first and second programming states, is calculated based on the estimated first median. The data is retrieved from the analog memory cells in the group by reading the storage values using the calculated read threshold.
Bilder(4)
Previous page
Next page
Ansprüche(28)
The invention claimed is:
1. A method for data storage, comprising:
storing data in a group of analog memory cells by writing into the memory cells in the group respective storage values, which program each of the analog memory cells to a respective programming state selected from a predefined set of programming states, including at least first and second programming states, which are applied respectively to first and second subsets of the memory cells, whereby the storage values held in the memory cells in the first and second subsets are distributed in accordance with respective first and second distributions;
estimating a first median of the first distribution;
calculating a read threshold, which differentiates between the first and second programming states, based on the estimated first median; and
retrieving the data from the analog memory cells in the group by reading the storage values using the calculated read threshold,
wherein the storage values corresponding to the first programming state lie in a given interval and wherein estimating the first median includes:
reading at least some of the storage values using one or more intermediate read thresholds, which are positioned inside of the given interval;
counting the storage values falling on a given side of each of the intermediate read thresholds; and
wherein assessing the first median comprises computing the first median based on the counted storage values.
2. The method according to claim 1, wherein estimating the first median comprises holding an estimated Cumulative Distribution Function (CDF) of the first distribution, and assessing the first median responsively to the storage values read using the intermediate read thresholds and to the estimated CDF.
3. The method according to claim 2, wherein estimating the first median comprises assessing the first median responsively to the estimated CDF and to the storage values read using only a single intermediate read threshold.
4. The method according to claim 2, wherein holding the estimated CDF comprises holding multiple estimated CDFs, and wherein assessing the first median comprises selecting one of the multiple CDFs in accordance with a predefined criterion, and assessing the first median using the selected estimated CDF.
5. The method according to claim 1, wherein counting the storage values comprises incrementing one or more hardware-based counters.
6. The method according to claim 1, wherein reading the storage values using the intermediate read thresholds comprises reading the storage values from only a partial subset of the memory cells in the group.
7. The method according to claim 1, wherein reading the storage values using the intermediate read thresholds comprises reading the storage values using two or more intermediate read thresholds in a single multi-threshold read command.
8. The method according to claim 1, wherein estimation of the first median and calculation of the read threshold are invoked responsively to a failure to successfully retrieve the data.
9. The method according to claim 1, and comprising calculating a second median of the second distribution, wherein calculating the read threshold comprises estimating the read threshold based on the first and second medians.
10. The method according to claim 9, wherein estimating the read threshold comprises calculating a first estimate of the read threshold based on the first median, calculating a second estimate of the read threshold based on the second median, and combining the first and second estimates.
11. The method according to claim 9, wherein estimating the first and second medians comprises holding predefined nominal values of the first and second medians, and assessing the first and second medians responsively to the nominal values.
12. Apparatus for data storage, comprising:
an interface, which is coupled to communicate with a memory that includes multiple analog memory cells; and
circuitry, which is configured to:
store data in a group of the analog memory cells by writing into the memory cells in the group respective storage values, which program each of the analog memory cells to a respective programming state selected from a predefined set of programming states, including at least first and second programming states, which are applied respectively to first and second subsets of the memory cells, whereby the storage values held in the memory cells in the first and second subsets are distributed in accordance with respective first and second distributions;
estimate a first median of the first distribution;
calculate a read threshold, which differentiates between the first and second programming states, based on the estimated first median, and
retrieve the data from the analog memory cells in the group by reading the storage values using the calculated read threshold;
wherein the storage values corresponding to the first programming state lie in a given interval and wherein to estimate the first median the circuitry is configured to:
read at least some of the storage values using one or more intermediate read thresholds, which are positioned inside of the given interval,
count the storage values falling on a given side of each of the intermediate read thresholds; and
compute the first median based on the counted storage values.
13. The apparatus according to claim 12, wherein the circuitry is configured to store an estimated Cumulative Distribution Function (CDF) of the first distribution, and to assess the first median responsively to the storage values read using the intermediate read thresholds and to the estimated CDF.
14. The apparatus according to claim 13, wherein the circuitry is configured to assess the first median responsively to the estimated CDF and to the storage values read using only a single intermediate read threshold.
15. The apparatus according to claim 13, wherein the circuitry is configured to store multiple estimated CDFs, to select one of the multiple CDFs in accordance with a predefined criterion, and to assess the first median using the selected estimated CDF.
16. The apparatus according to claim 12, wherein the circuitry comprises one or more hardware-based counters, and is configured to count the storage values by incrementing the counters.
17. The apparatus according to claim 12, wherein the circuitry is configured to read the storage values using the intermediate read thresholds from only a partial subset of the memory cells in the group.
18. The apparatus according to claim 12, wherein the circuitry is configured to read the storage values using two or more intermediate read thresholds in a single multi-threshold read command.
19. The apparatus according to claim 12, wherein the circuitry is configured to estimate the first median and calculate the read threshold responsively to a failure to successfully retrieve the data.
20. The apparatus according to claim 12, wherein the circuitry is configured to calculate a second median of the second distribution, and to estimate the read threshold based on the first and second medians.
21. The apparatus according to claim 20, wherein the circuitry is configured to calculate a first estimate of the read threshold based on the first median, to calculate a second estimate of the read threshold based on the second median, and to calculate the read threshold by combining the first and second estimates.
22. The apparatus according to claim 20, wherein the circuitry is configured to store predefined nominal values of the first and second medians, and to assess the first and second medians responsively to the nominal values.
23. Apparatus for data storage, comprising:
a memory comprising multiple analog memory cells; and
circuitry, which is configured to store data in a group of the analog memory cells by writing into the memory cells in the group respective storage values, which program each of the analog memory cells to a respective programming state selected from a predefined set of programming states, including at least first and second programming states, which are applied respectively to first and second subsets of the memory cells, whereby the storage values held in the memory cells in the first and second subsets are distributed in accordance with respective first and second distributions;
estimate a first median of the first distribution;
calculate a read threshold, which differentiates between the first and second programming states, based on the estimated first median, and
retrieve the data from the analog memory cells in the group by reading the storage values using the calculated read threshold;
wherein the storage values corresponding to the first programming state lie in a given interval and wherein to estimate the first median the circuitry is configured to:
read at least some of the storage values using one or more intermediate read thresholds, which are positioned inside of the given interval,
count the storage values falling on a given side of each of the intermediate read thresholds; and
compute the first median based on the counted storage values.
24. The apparatus according to claim 23, wherein the circuitry is configured to store an estimated Cumulative Distribution Function (CDF) of the first distribution, and to assess the first median responsively to the storage values read using the intermediate read thresholds and to the estimated CDF.
25. The apparatus according to claim 24, wherein the circuitry is configured to assess the first median responsively to the estimated CDF and to the storage values read using only a single intermediate read threshold.
26. The apparatus according to claim 24, wherein the circuitry is configured to store multiple estimated CDFs, to select one of the multiple CDFs in accordance with a predefined criterion, and to assess the first median using the selected estimated CDF.
27. The apparatus according to claim 23, wherein the circuitry is configured to read the storage values using the intermediate read thresholds from only a partial subset of the memory cells in the group.
28. The apparatus according to claim 23, wherein the circuitry is configured to estimate the first median and calculate the read threshold responsively to a failure to successfully retrieve the data.
Beschreibung
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. patent application Ser. No. 12/558,528, filed Sep. 13, 2009, which claims the benefit of U.S. Provisional Patent Application 61/096,806, filed Sep. 14, 2008. The disclosures of these related applications are incorporated herein by reference.

FIELD OF THE INVENTION

The present invention relates generally to memory devices, and particularly to methods and systems for setting read thresholds in analog memory cell devices.

BACKGROUND OF THE INVENTION

Several types of memory devices, such as Flash memories, use arrays of analog memory cells for storing data. Each analog memory cell stores a quantity of an analog value, also referred to as a storage value, such as an electrical charge or voltage. This analog value represents the information stored in the cell. In Flash memories, for example, each analog memory cell holds a certain amount of electrical charge. The range of possible analog values is typically divided into intervals, each interval corresponding to one or more data bit values. Data is written to an analog memory cell by writing a nominal analog value that corresponds to the desired bit or bits.

Some memory devices, commonly referred to as Single-Level Cell (SLC) devices, store a single bit of information in each memory cell, i.e., each memory cell can be programmed to assume two possible programming levels. Higher-density devices, often referred to as Multi-Level Cell (MLC) devices, store two or more bits per memory cell, i.e., can be programmed to assume more than two possible programming levels.

Flash memory devices are described, for example, by Bez et al., in “Introduction to Flash Memory,” Proceedings of the IEEE, volume 91, number 4, April, 2003, pages 489-502, which is incorporated herein by reference. Multi-level Flash cells and devices are described, for example, by Eitan et al., in “Multilevel Flash Cells and their Trade-Offs,” Proceedings of the 1996 IEEE International Electron Devices Meeting (IEDM), New York, N.Y., pages 169-172, which is incorporated herein by reference. The paper compares several kinds of multilevel Flash cells, such as common ground, DINOR, AND, NOR and NAND cells.

Eitan et al., describe another type of analog memory cell called Nitride Read Only Memory (NROM) in “Can NROM, a 2-bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?” Proceedings of the 1999 International Conference on Solid State Devices and Materials (SSDM), Tokyo, Japan, Sep. 21-24, 1999, pages 522-524, which is incorporated herein by reference. NROM cells are also described by Maayan et al., in “A 512 Mb NROM Flash Data Storage Memory with 8 MB/s Data Rate”, Proceedings of the 2002 IEEE International Solid-State Circuits Conference (ISSCC 2002), San Francisco, Calif., Feb. 3-7, 2002, pages 100-101, which is incorporated herein by reference. Other exemplary types of analog memory cells are Floating Gate (FG) cells, Ferroelectric RAM (FRAM) cells, magnetic RAM (MRAM) cells, Charge Trap Flash (CTF) and phase change RAM (PRAM, also referred to as Phase Change Memory—PCM) cells. FRAM, MRAM and PRAM cells are described, for example, by Kim and Koh in “Future Memory Technology including Emerging New Memories,” Proceedings of the 24th International Conference on Microelectronics (MIEL), Nis, Serbia and Montenegro, May 16-19, 2004, volume 1, pages 377-384, which is incorporated herein by reference.

Analog memory cells are typically read by comparing their analog values (storage values) to one or more read thresholds. Several methods for determining read threshold values are known in the art. For example, U.S. Patent Application Publication 2005/0013165, whose disclosure is incorporated herein by reference, describes methods for reading cells of a Flash memory. The cells are read by determining respective adaptive reference voltages for the cells and comparing the cells' threshold voltages to their respective reference voltages. The adaptive reference voltages are determined either from analog measurements of the threshold voltages of the cells' neighbors, or from preliminary estimates of the cells' threshold voltages based on comparisons of the cells' threshold voltages with integral or fractional reference voltages common to all the cells. Cells of a Flash memory are also read by comparing the cells' threshold voltages to integral reference voltages, comparing the threshold voltages of cells that share a common bit pattern to a fractional reference voltage, and adjusting the reference voltages in accordance with the comparisons.

U.S. Patent Application Publication 2006/0028875, whose disclosure is incorporated herein by reference, describes methods for managing a plurality of memory cells. The cells are managed by obtaining values of one or more environmental parameters of the cells and adjusting values of one or more reference voltages of the cells accordingly. Alternatively, a statistic of at least some of the cells, relative to a single reference parameter that corresponds to a control parameter of the cells, is measured, and the value of the reference voltage is adjusted accordingly.

U.S. Pat. No. 5,657,332, whose disclosure is incorporated herein by reference, describes methods for recovering from hard errors in a solid-state memory system. A memory system includes an array of memory cells, each cell capable of having its threshold voltage programmed or erased to an intended level. An error checking scheme is provided for each of a plurality of groups of cells for identifying read errors therein. A read reference level is adjusted before each read operation on the individual group of cells containing read errors, each time the read reference level being displaced a predetermined step from a reference level for normal read, until the error checking means no longer indicates read errors. The drifted threshold voltage of each cell associated with a read error is re-written to its intended level.

U.S. Pat. No. 7,023,735, whose disclosure is incorporated herein by reference, describes methods for reading Flash memory cells, which, in addition to comparing the threshold voltages of Flash cells to integral reference voltages, compare the threshold voltages to fractional reference voltages.

U.S. Patent Application Publication 2007/0091677, whose disclosure is incorporated herein by reference, describes methods, devices and computer readable code for reading data from one or more flash memory cells, and for recovering from read errors. In some embodiments, in the event of an error correction failure by an error detection and correction module, the flash memory cells are re-read at least once using one or more modified reference voltages, until successful error correction may be carried out.

U.S. Pat. No. 6,963,505, whose disclosure is incorporated herein by reference, describes a method, circuit and system for determining a reference voltage. In some embodiments a set of operating reference cells is established to be used in operating cells in a Non-Volatile Memory (NVM) block or array. At least a subset of cells of the NVM block or array may be read using each of two or more sets of test reference cells, where each set of test reference cells may generate or otherwise provide reference voltages at least slightly offset from each other set of test reference cells. For each set of test reference cells used to read at least a subset of the NVM block, a read error rate may be calculated or otherwise determined. A set of test reference cells associated with a relatively low read error rate may be selected as the set of operating reference cells to be used in operating other cells, outside the subset of cells, in the NVM block or array.

SUMMARY OF THE INVENTION

An embodiment of the present invention that is described herein provides a method for data storage. The method includes storing data in a group of analog memory cells by writing into the memory cells in the group respective storage values, which program each of the analog memory cells to a respective programming state selected from a predefined set of programming states, including at least first and second programming states, which are applied respectively to first and second subsets of the memory cells, whereby the storage values held in the memory cells in the first and second subsets are distributed in accordance with respective first and second distributions. A first median of the first distribution is estimated, and a read threshold, which differentiates between the first and second programming states, is calculated based on the estimated first median. The data is retrieved from the analog memory cells in the group by reading the storage values using the calculated read threshold.

In some embodiments, the storage values corresponding to the first programming state lie in a given interval, and estimating the first median includes reading at least some of the storage values using one or more intermediate read thresholds, which are positioned in an interior of the given interval, and assessing the first median responsively to the storage values read using the intermediate read thresholds.

In an embodiment, estimating the first median includes holding an estimated Cumulative Distribution Function (CDF) of the first distribution, and assessing the first median responsively to the storage values read using the intermediate read thresholds and to the estimated CDF. Estimating the first median may include assessing the first median responsively to the estimated CDF and to the storage values read using only a single intermediate read threshold. In a disclosed embodiment, holding the estimated CDF includes holding multiple estimated CDFs, and assessing the first median includes selecting one of the multiple CDFs in accordance with a predefined criterion, and assessing the first median using the selected estimated CDF.

In another embodiment, reading the storage values using the intermediate read thresholds includes counting the storage values falling on a given side of a given one of the intermediate read thresholds, and assessing the first median includes computing the first median based on the counted storage values. In an embodiment, counting the storage values includes incrementing one or more hardware-based counters. In yet another embodiment, reading the storage values using the intermediate read thresholds includes reading the storage values from only a partial subset of the memory cells in the group. In still another embodiment, reading the storage values using the intermediate read thresholds includes reading the storage values using two or more intermediate read thresholds in a single multi-threshold read command.

In some embodiment, estimation of the first median and calculation of the read threshold are invoked responsively to a failure to successfully retrieve the data. In an embodiment, the method further includes calculating a second median of the second distribution, and calculating the read threshold includes estimating the read threshold based on the first and second medians. Estimating the read threshold may include calculating a first estimate of the read threshold based on the first median, calculating a second estimate of the read threshold based on the second median, and combining the first and second estimates. In an embodiment, estimating the first and second medians includes holding predefined nominal values of the first and second medians, and assessing the first and second medians responsively to the nominal values.

There is additionally provided, in accordance with an embodiment of the present invention, apparatus for data storage including an interface and circuitry. The interface is coupled to communicate with a memory that includes multiple analog memory cells. The circuitry is configured to store data in a group of the analog memory cells by writing into the memory cells in the group respective storage values, which program each of the analog memory cells to a respective programming state selected from a predefined set of programming states, including at least first and second programming states, which are applied respectively to first and second subsets of the memory cells, whereby the storage values held in the memory cells in the first and second subsets are distributed in accordance with respective first and second distributions, to estimate a first median of the first distribution, to calculate a read threshold, which differentiates between the first and second programming states, based on the estimated first median, and to retrieve the data from the analog memory cells in the group by reading the storage values using the calculated read threshold.

There is also provided, in accordance with an embodiment of the present invention, apparatus for data storage including a memory and circuitry. The memory includes multiple analog memory cells. The circuitry is configured to store data in a group of the analog memory cells by writing into the memory cells in the group respective storage values, which program each of the analog memory cells to a respective programming state selected from a predefined set of programming states, including at least first and second programming states, which are applied respectively to first and second subsets of the memory cells, whereby the storage values held in the memory cells in the first and second subsets are distributed in accordance with respective first and second distributions, to estimate a first median of the first distribution, to calculate a read threshold, which differentiates between the first and second programming states, based on the estimated first median, and to retrieve the data from the analog memory cells in the group by reading the storage values using the calculated read threshold.

The present invention will be more fully understood from the following detailed description of the embodiments thereof, taken together with the drawings in which:

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram that schematically illustrates a memory system, in accordance with an embodiment of the present invention;

FIG. 2 is a graph showing threshold voltage distributions in a group of analog memory cells, in accordance with an embodiment of the present invention;

FIG. 3 is a diagram that schematically illustrates a process for setting a read threshold, in accordance with an embodiment of the present invention;

FIG. 4 is a diagram that schematically illustrates a process for estimating the median of a threshold voltage distribution, in accordance with an embodiment of the present invention; and

FIG. 5 is a flow chart that schematically illustrates a method for setting a read threshold, in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION OF EMBODIMENTS Overview

A typical analog memory device stores data by writing respective storage values into a group of analog memory cells. The storage process programs each memory cell to a respective programming level (also referred to as a programming state), which is selected from a predefined set of programming levels. Due to various impairments, the storage values associated with each programming level are not uniform, but rather are distributed in accordance with a certain statistical distribution. This distribution is commonly referred to as a programming level distribution. Data is typically read from the memory cells by comparing the storage values of the cells to one or more read thresholds, which are usually positioned between adjacent programming level distributions. An optimal read threshold between two adjacent programming level distributions is a threshold value that minimizes the number of read errors, or equivalently, maximizes the number of cells whose storage values are read out correctly. Since programming level distributions may vary over time and/or from one cell group to another, and adjacent programming level distributions may overlap at their edges, the optimal positions of read threshold often vary, as well.

Embodiments of the present invention that are described hereinbelow provide improved methods and systems for setting and adjusting read thresholds used in data readout from analog memory cells. In some embodiments, a Memory Signal Processor (MSP) or other memory controller calculates a read threshold that is used for differentiating between two programming levels by (1) estimating the statistical median of at least one of the programming level distributions, and (2) estimating the optimal read threshold position based on the median or medians.

The median of a given programming level distribution is typically estimated by reading at least some of the memory cells using one or more intermediate read thresholds. The intermediate read thresholds are positioned in the interior of the programming level distribution, rather than at the edge of the distribution or between adjacent distributions. Each read operation using an intermediate read threshold indicates the number of storage values falling on either side of the intermediate threshold, and is therefore indicative of the location of the median. Several methods for estimating the distribution median using intermediate read thresholds are described herein.

The intermediate read thresholds are positioned in the interiors of the programming level distributions and not between distributions or at the distribution edges. At these threshold positions, the Cumulative Distribution Function (CDF) of the cell storage values is relatively steep, i.e., has a relatively high derivative. As a result, the read operations using these thresholds are highly accurate in estimating the distribution medians. Consequently, the read threshold calculation processes described herein are highly accurate and reliable, even when based on a small number of read operations.

System Description

FIG. 1 is a block diagram that schematically illustrates a memory system 20, in accordance with an embodiment of the present invention. System 20 can be used in various host systems and devices, such as in computing devices, cellular phones or other communication terminals, removable memory modules (“disk-on-key” devices), Solid State Disks (SSD), digital cameras, music and other media players and/or any other system or device in which data is stored and retrieved.

System 20 comprises a memory device 24, which stores data in a memory cell array 28. The memory array comprises multiple analog memory cells 32. In the context of the present patent application and in the claims, the term “analog memory cell” is used to describe any memory cell that holds a continuous, analog value of a physical parameter, such as an electrical voltage or charge. Array 32 may comprise analog memory cells of any kind, such as, for example, NAND, NOR and Charge Trap Flash (CTF) Flash cells, phase change RAM (PRAM, also referred to as Phase Change Memory—PCM), Nitride Read Only Memory (NROM), Ferroelectric RAM (FRAM), magnetic RAM (MRAM) and/or Dynamic RAM (DRAM) cells.

The charge levels stored in the cells and/or the analog voltages or currents written into and read out of the cells are referred to herein collectively as analog values or storage values. Although the embodiments described herein mainly address threshold voltages, the methods and systems described herein may be used with any other suitable kind of storage values.

System 20 stores data in the analog memory cells by programming the cells to assume respective memory states, which are also referred to as programming levels. The programming levels are selected from a finite set of possible levels, and each level corresponds to a certain nominal storage value. For example, a 2 bit/cell MLC can be programmed to assume one of four possible programming levels by writing one of four possible nominal storage values into the cell.

Memory device 24 comprises a reading/writing (R/W) unit 36, which converts data for storage in the memory device to analog storage values and writes them into memory cells 32. In alternative embodiments, the R/W unit does not perform the conversion, but is provided with voltage samples, i.e., with the storage values for storage in the cells. When reading data out of array 28, R/W unit 36 converts the storage values of memory cells 32 into digital samples having a resolution of one or more bits. Data is typically written to and read from the memory cells in groups that are referred to as pages. In some embodiments, the R/W unit can erase a group of cells 32 by applying one or more negative erasure pulses to the cells.

The storage and retrieval of data in and out of memory device 24 is performed by a Memory Signal Processor (MSP) 40. MSP 40 comprises an interface 44 for communicating with memory device 24, and a signal processing unit 48, which processes the data that is written into and read from device 24. In particular, unit sets and adjusts read thresholds that are used for reading data from memory cells 32, using methods that are described below.

In some embodiments, unit 48 encodes the data for storage using a suitable Error Correction Code (ECC) and decodes the ECC of data retrieved from the memory. In some embodiments, unit 48 produces the storage values for storing in the memory cells and provides these values to R/W unit 36. Alternatively, unit 48 provides the data for storage, and the conversion to storage values is carried out by the R/W unit internally to the memory device. Alternatively to using an MSP, the methods described herein can be carried out by any suitable type of memory controller.

MSP 40 communicates with a host 52, for accepting data for storage in the memory device and for outputting data retrieved from the memory device. MSP 40, and in particular unit 48, may be implemented in hardware. Alternatively, MSP 40 may comprise a microprocessor that runs suitable software, or a combination of hardware and software elements.

The configuration of FIG. 1 is an exemplary system configuration, which is shown purely for the sake of conceptual clarity. Any other suitable memory system configuration can also be used. Elements that are not necessary for understanding the principles of the present invention, such as various interfaces, addressing circuits, timing and sequencing circuits and debugging circuits, have been omitted from the figure for clarity.

In the exemplary system configuration shown in FIG. 1, memory device 24 and MSP 40 are implemented as two separate Integrated Circuits (ICs). In alternative embodiments, however, the memory device and the MSP may be integrated on separate semiconductor dies in a single Multi-Chip Package (MCP) or System on Chip (SoC), and may be interconnected by an internal bus. Further alternatively, some or all of the MSP circuitry may reside on the same die on which the memory array is disposed. Further alternatively, some or all of the functionality of MSP 40 can be implemented in software and carried out by a processor or other element of the host system. In some embodiments, host 44 and MSP 40 may be fabricated on the same die, or on separate dies in the same device package.

In some embodiments, MSP 40 (or other memory controller that carries out the methods described herein) comprises a general-purpose processor, which is programmed in software to carry out the functions described herein. The software may be downloaded to the processor in electronic form, over a network, for example, or it may, alternatively or additionally, be provided and/or stored on tangible media, such as magnetic, optical, or electronic memory.

In an example configuration of array 28, memory cells 32 are arranged in multiple rows and columns, and each memory cell comprises a floating-gate transistor. The gates of the transistors in each row are connected by word lines, and the sources of the transistors in each column are connected by bit lines. The memory array is typically divided into multiple pages, i.e., groups of memory cells that are programmed and read simultaneously. Pages are sometimes sub-divided into sectors. In some embodiments, each page comprises an entire row of the array. In alternative embodiments, each row (word line) can be divided into two or more pages. For example, in some devices each row is divided into two pages, one comprising the odd-order cells and the other comprising the even-order cells. In a typical implementation, a two-bit-per-cell memory device may have four pages per row, a three-bit-per-cell memory device may have six pages per row, and a four-bit-per-cell memory device may have eight pages per row.

Erasing of cells is usually carried out in blocks that contain multiple pages. Typical memory devices may comprise several thousand erasure blocks. In a typical two-bit-per-cell MLC device, each erasure block is on the order of 32 word lines, each comprising several thousand cells. Each word line of such a device is often partitioned into four pages (odd/even order cells, least/most significant bit of the cells). Three-bit-per cell devices having 32 word lines per erasure block would have 192 pages per erasure block, and four-bit-per-cell devices would have 256 pages per block. Alternatively, other block sizes and configurations can also be used.

Some memory devices comprise two or more separate memory cell arrays, often referred to as planes. Since each plane has a certain “busy” period between successive write operations, data can be written alternately to the different planes in order to increase programming speed.

Threshold Voltage Distributions

Analog memory cells are programmed to store data by writing storage values into the cells. Although the programming operation attempts to write nominal storage values that represent the data, the actual storage values found in the cells at the time of readout may deviate from these nominal values. The deviations may be caused by several factors, such as inaccuracies in the programming process, drift due to device aging, cell wearing due to previous programming and erasure cycles, disturb noise caused by memory operations applied to other cells in the array and/or cross-coupling interference from other cells. In practice, the storage values of the cells typically have a certain statistical distribution, which may vary from one cell group to another and/or over the lifetime of the memory cells.

(Although the description that follows refers mainly to threshold voltages of Flash memory cells, this choice is made purely for the sake of conceptual clarity. The methods and systems described herein can be used with any other type of storage value used in any other type of analog memory cells.)

FIG. 2 is a graph showing a distribution (upper plot) and a Cumulative Density Function (CDF, lower plot) of threshold voltages (VTH) in a group of analog memory cells, in accordance with an embodiment of the present invention. The cell group may comprise, for example, memory cells belonging to a given memory page or word line.

In the present example, the memory cells comprise four-level MLC, with each cell storing two data bits. Curves 60A . . . 60D show the distributions of threshold voltages in the group of cells. Each curve corresponds to a subset of the cells that are programmed to a certain programming level or state. Thus, distributions 60A . . . 60D are also referred to as programming level distributions. Distributions 60A . . . 60D have respective median values denoted M1 . . . M4. In order to read the data from the memory cells, R/W unit 36 compares the storage values of the cells with one or more read thresholds. In the present example, three read thresholds TH1 . . . TH3 are used to differentiate between the four programming levels.

A curve 64 shows the Cumulative Distribution Function (CDF) of the threshold voltages in the group of cells. For a given threshold voltage on the horizontal axis, the CDF gives the relative number of cells whose threshold voltage does not exceed the given threshold voltage. In other words, CDF(x) gives the relative number of memory cells in the group, for which VTH≦x. Thus, the CDF is zero at the lower edge of the voltage axis, and increases monotonically to reach a value of unity at the upper edge of the voltage axis. Distributions 60A . . . 60D are sometimes referred to as Probability Density Functions (PDFs) of the programming levels, and the CDF can be regarded as the integral of the PDFs along the VTH axis.

Two regions 65 and 66 are marked on curve 64, in order to demonstrate the advantage of performing read operations using intermediate read thresholds that are positioned inside the programming level distributions. Region 65 is in the vicinity of the median of one of the programming level distribution (in the vicinity of median M3 of distribution 60C). Region 66, on the other hand, is in the boundary region between adjacent distributions (between distributions 60A and 60B. As can be appreciated, the CDF (curve 64) is relatively steep in region 65, and relatively flat in region 66. For a given reading accuracy, a steeper CDF enables higher accuracy in estimating CDF properties, such as distribution medians.

Setting Read Thresholds Using Distribution Medians

Embodiments of the present invention provide improved methods and systems for setting and adjusting the positions of read thresholds, e.g., thresholds TH1 . . . TH3 in FIG. 2. The methods and systems described herein, however, are in no way limited to any specific type of memory cells or a specific number of programming levels. The disclosed techniques can be used to calculate and set read thresholds in any suitable type of analog memory cells having any desired number and arrangement of programming levels. Specifically, these techniques are applicable to SLC as well as MLC configurations.

For a given read threshold used in differentiating between adjacent programming levels, the optimal threshold position is typically in the boundary region that separates the two programming levels. The location of this boundary region (and therefore the optimal read threshold position) may change over time, as explained above. The techniques described herein estimate the distribution medians, and then find the optimal read threshold position using the estimated medians.

FIG. 3 is a diagram that schematically illustrates a process for setting a read threshold, in accordance with an embodiment of the present invention. The figure shows two threshold voltage distributions 68A and 68B, each corresponding to a respective programming level. In some embodiments, MSP 40 estimates the position of a read threshold 76 by estimating respective medians 72A and 72B of distributions 68A and 68B, and then calculating the read threshold position using the two medians.

The median of a statistical distribution is commonly known as a value that is higher than half of the population and lower than the other half of the population. The median of a given threshold voltage distribution is a (not necessarily unique) threshold voltage that is lower than half of the threshold voltages in the distribution, and higher than the other half. In the context of the present patent application and in the claims, the term “estimating a median” is used broadly to describe various calculations that provide information as to the median. For example, processes that estimate the distribution mean, as well as processes that estimate the peak (highest value) of the distribution's Probability Density Function (PDF), are also regarded as types of median estimation.

Thus, in the context of the present patent application and in the claims, the term “median” also covers other central values or measures of central tendency of the distribution, such as the distribution mean (arithmetic, weighted, geometric or any other type of mean), the peak of the distribution PDF (sometimes referred to as the mode of the distribution), or any other suitable measure. Typically, the disclosed techniques do not require that the median be estimated with high accuracy, and rough estimation is often sufficient for determining the optimal read threshold positions.

MSP 40 may estimate the median of a given threshold voltage distribution in various ways. Typically, the MSP finds the median by performing one or more read operations using intermediate read thresholds, which are positioned in the interior of the distribution (rather than in the boundary region between the distributions or at the distribution edges). Each read operation of this sort compares the cell threshold voltages to a given intermediate read threshold. The MSP or R/W unit may count the number of storage values that are below (or above) the intermediate read threshold.

If the intermediate read threshold were positioned at the distribution median, the read operation would indicate that 50% of the read threshold voltages are below the intermediate threshold and 50% are above it. A read result that deviates from 50% indicates that the intermediate threshold is offset from the median. The MSP may estimate the offset and thus determine the median value. In some embodiments, the functional behavior or shape of the CDF or PDF may be known a-priori, and only its position on the VTH axis is unknown. For example, the cell threshold voltages in a given programming level may be distributed according to a Gaussian distribution having a known variance. Alternatively, the MSP may store an estimated CDF, e.g., in numerical or analytical form. When the CDF shape is known, the MSP can calculate the distribution median using (1) the read results of a single read operation using an intermediate read threshold, and (2) the known shape of the CDF.

(In the present context, the term “estimated CDF” refers to any representation that is indicative of the estimated statistical distribution of the cell threshold voltages, such as CDF, inverse CDF, PDF, histogram or any other suitable representation.)

Alternatively, the MSP may perform two or more read operations, using different intermediate read thresholds that are placed at different positions within the threshold voltage distribution in question. Each read operation produces an additional data point of the programming level CDF. The MSP may thus estimate the distribution median using the results of the multiple read operations. Any suitable number of read operations can be used. A large number of read operations increases the estimation accuracy at the expense of higher computational complexity, and vice versa.

In the embodiments described herein, each intermediate read threshold is placed in the interior of the threshold voltage distribution in question, rather than between distributions. In other words, the threshold voltages of a given programming level distribution may be regarded as occupying a certain interval. The intermediate read thresholds, which are used for estimating the median of that distribution, are positioned in the interior of the interval. In the context of the present patent application and in the claims, the term “interior” is used to describe any position that contains a statistically-significant level of the distribution PDF, as opposed to interval edges. The interior of the interval may be defined, for example, as the positions that are distant from the distribution medians by less than a certain amount. This amount may be quantified, for example, in units of cell number or CDF value. The interior may also be defined as the positions that are within one standard deviation of the distribution mean or median, the positions for which the distribution PDF is larger than a certain value (e.g., 50% of the PDF peak), or using any other suitable definition.

MSP 40 may apply various methods for calculating the optimal read threshold based on the estimated medians. For example, the MSP may calculate the read threshold position based on each estimated median separately, and then combine (e.g., average) the two results. When calculating the average, the MSP may give different weights to the two medians, according to any suitable criterion. Alternatively, the MSP may apply any other suitable method for calculating the optimal read threshold based on the estimated medians.

FIG. 4 is a diagram that schematically illustrates a process for estimating the median of a threshold voltage distribution, in accordance with an embodiment of the present invention. FIG. 4 shows a process of estimating median 72A of threshold voltage distribution 68A. In the present example, the threshold voltages of distribution 68A lie in an interval 80. In order to estimate the distribution median, the MSP initially reads the memory cells using an intermediate threshold 84, which is positioned in the interior of the interval.

The read operation indicates that 43% of the memory cells have threshold voltages that are lower than intermediate threshold 84, and 57% of the memory cells have threshold voltages that are higher than the intermediate threshold. Based on this result (and assuming that the shape of distribution 68A is known) the MSP can estimate an offset 88 between intermediate threshold 84 and media 72A, and thus estimate the median.

Alternatively, as noted above, the MSP may perform two or more read operations, using different intermediate thresholds in the interior of interval 80, and estimate median 72A using the results of these multiple read operations. This technique can be used, for example, when the shape of distribution 68A in unknown a-priori or when the actual CDF differs from the estimated (reference) CDF. Consider, for example, a scenario in which the estimated CDF represents wider programming level distributions than the actual CDF. In such a case, reading the memory cells using two intermediate read thresholds, one on either side of the reference CDF's median. This kind of two-sided estimation would detect and correct the difference between the actual and estimated CDFs, resulting in accurate median estimation.

In some embodiments, system 20 may comprise one or more hardware-based counters, which are incremented so as to count the number of memory cells whose threshold voltages fall on either side of the read threshold. The counters may be part of MSP 40 or of R/W unit 36 in the memory device.

FIG. 5 is a flow chart that schematically illustrates a method for setting a read threshold for reading a group of analog memory cells, in accordance with an embodiment of the present invention. The method begins with MSP 40 instructing R/W unit 36 to read the memory cells in the group using intermediate read thresholds, at an intermediate reading step 90. The MSP positions the intermediate thresholds in the interiors of the threshold voltage distributions. Using the results of the intermediate read operations, the MSP estimates the medians of the threshold voltage distributions, at a media estimation step 94. Based on the estimated medians, the MSP calculates the optimal position of the read threshold used for data readout from the cell group, at a threshold calculation step 98. When reading data from the cell group in question, the MSP sets the read threshold to the position calculated at step 98 above, and reads the threshold voltages of the cells using this read threshold.

The description of FIGS. 3-5 refers to a single read threshold that differentiates between two adjacent programming levels. These embodiments, however, are chosen purely for the sake of conceptual clarity. In alternative embodiments, the techniques described herein can be used to estimate any desired number of read thresholds for differentiating between any desired number of programming levels.

Additional Embodiments and Examples

In the embodiments described above, the read threshold position is estimated based on the medians of two adjacent programming level distributions, one on either side of the read threshold. In alternative embodiments, the MSP may estimate the read threshold position based on a single median of a single programming level distribution. In an example embodiment of this sort, the MSP reads a certain group of memory cells using one or more intermediate read thresholds that are positioned in the interior of a single programming level distribution, as explained above. Using the results of these read operations, the MSP estimates the median of the programming level distribution. Based on the median (e.g., using the known shape of the distribution) the MSP estimates the optimal position of the read threshold. Referring to FIG. 3 above, the MSP may estimate the optimal position of read threshold 76 by calculating only median 72A of distribution 68A (or only median 72B of distribution 68B).

As can be appreciated, the read threshold estimation methods described herein involve additional read operations, which cause an increase in computational complexity. In some embodiments, the MSP attempts to optimize read thresholds only in response to an indication that the currently-used read thresholds are not set properly. For example, the MSP may invoke the methods of FIGS. 3-5 in response to a failure to read the data, e.g., in response to an ECC decoding failure. In MLC configurations, if a particular read threshold in known to be the cause of failure, the MSP may adjust only this read threshold using the disclosed techniques. Alternatively, the MSP may adapt all the read thresholds or any desired subset of the read thresholds.

In some embodiments, the MSP may assume certain nominal positions of the programming level distribution medians. Consider, for example, a group (e.g., word line) of N memory cells, each storing data in M programming levels. Assume also that the MSP stores a nominal CDF, such as curve 64 in FIG. 2 above. Assuming that the data is randomized, the number of memory cells programmed to each programming level is approximately the same and is given by N/M. Under these assumptions, the nominal distribution medians meet the relation:

CDF ( median ) = N 2 M + N M K , K = 0 , 1 , 2 ,

The MSP can determine the nominal media positions from the stored CDF using the relation above. When the actual CDF differs from the stored CDF (e.g., because the data is not distributed uniformly among the different programming levels, or because of various impairments), the actual median locations may deviate from the nominal locations. Nevertheless, the MSP may use the nominal media locations as a first approximate for read threshold calculation. In some embodiments, when applying the methods of FIGS. 3-5, the MSP may position the intermediate read thresholds at the nominal median locations. This choice ensures with high likelihood that the intermediate read thresholds are located well within the interior of the programming level distribution.

When carrying out the methods of FIGS. 3-5, a trade-off exists between threshold setting accuracy (which reflects on read error performance) and computational complexity (which reflects on read threshold computation time). In order to reduce computation time, system 20 may estimate the medians and read thresholds over only a partial subset of the memory cells to be read. For example, in an N-cell word line, the system may estimate the medians and read thresholds over only N/2 or N/4 memory cells. This technique reduces the sampling time in the R/W unit, transfer time over the interface from the memory device to the MSP, and computation time in the MSP.

In some embodiments, the MSP stores multiple different CDFs, and selects the CDF that best matching CDF at any given time. The different stored CDFs may correspond, for example, to different wear levels of the memory cells (e.g., one CDF that best matches fresh memory cells, another CDF that well represents mid-life memory cells, and a third CDF that represents heavily-cycled memory cells). When calculation read thresholds for a given memory cell group, the MSP may choose the appropriate stored CDF based on any suitable criterion, such as the number of programming and erasure cycles the memory cells have gone through, previously-calculated read threshold positions in other cells groups (e.g., other word lines in the same block), or previously-estimated median locations in the same word lines.

In many MLC devices, different bits are read from the memory cells using respective, different read commands that use different sets of read thresholds. For example, in an eight-level MLC configuration, each memory cell stores three bits, which are referred to as a Least Significant Bit (LSB), a Central Significance Bit (CSB) and a Most Significant Bit (MSB). In a common reading scheme, the LSB is read using a read command having a single threshold, the CSB is read using a read command having a set of two thresholds, and the MSB is read using a read command having different set that includes four thresholds. In this example, the CSB and MSB read commands apply multiple read thresholds in a single read operation, and are therefore referred to herein as multi-threshold commands. Some aspects of reading memory cells using multi-threshold read commands are addressed, for example, in U.S. Patent Application Publication 2009/0106485, which is assigned to the assignee of the present patent application and whose disclosure is incorporated herein by reference.

In some embodiments, the MSP may read the memory cells using multiple intermediate read thresholds simultaneously by using the above-mentioned multi-threshold read commands. For example, in an eight-level MLC device, the MSP may sample four programming level distributions using a single MSB read command, which uses four read thresholds. This technique provides multiple CDF data points at a relatively short read time. Typically, however, in order to interpret the read results of the MSB read command, the MSP first needs to read the LSB and CSB bits of the cells (or otherwise obtain the LSB and CSB data).

Certain additional aspects of calculating read thresholds are addressed, for example, in PCT International Publications WO 2008/053472 and WO 2008/111058, which are assigned to the assignee of the present patent application and whose disclosures are incorporated herein by reference.

It will be appreciated that the embodiments described above are cited by way of example, and that the present invention is not limited to what has been particularly shown and described hereinabove. Rather, the scope of the present invention includes both combinations and sub-combinations of the various features described hereinabove, as well as variations and modifications thereof which would occur to persons skilled in the art upon reading the foregoing description and which are not disclosed in the prior art.

Patentzitate
Zitiertes PatentEingetragen Veröffentlichungsdatum Antragsteller Titel
US366863113. Febr. 19696. Juni 1972IbmError detection and correction system with statistically optimized data recovery
US366863213. Febr. 19696. Juni 1972IbmFast decode character error detection and correction system
US405885118. Okt. 197615. Nov. 1977Sperry Rand CorporationConditional bypass of error correction for dual memory access time selection
US411250218. Juli 19775. Sept. 1978Sperry Rand CorporationConditional bypass of error correction for dual memory access time selection
US439476329. Aug. 198019. Juli 1983Fujitsu LimitedError-correcting system
US441333924. Juni 19811. Nov. 1983Digital Equipment CorporationMultiple error detecting and correcting system employing Reed-Solomon codes
US455696119. Mai 19823. Dez. 1985Tokyo Shibaura Denki Kabushiki KaishaSemiconductor memory with delay means to reduce peak currents
US455843112. Dez. 198310. Dez. 1985Nec CorporationMemory system for storing analog information
US460868713. Sept. 198326. Aug. 1986International Business Machines CorporationBit steering apparatus and method for correcting errors in stored data, storing the address of the corrected data and using the address to maintain a correct data condition
US465484728. Dez. 198431. März 1987International Business MachinesApparatus for automatically correcting erroneous data and for storing the corrected data in a common pool alternate memory array
US466192924. Dez. 198428. Apr. 1987Hitachi, Ltd.Semiconductor memory having multiple level storage structure
US476817120. Juni 198530. Aug. 1988Nec CorporationMemory circuit having a plurality of cell arrays
US481128511. Jan. 19887. März 1989The Board Of Trustees Of The Leland Stanford Junior UniversityAnalog storage integrated circuit
US48993421. Febr. 19886. Febr. 1990Thinking Machines CorporationMethod and apparatus for operating multi-unit array of memories
US49107064. Aug. 198320. März 1990Hyatt Gilbert PAnalog memory for storing digital information
US499302913. März 198912. Febr. 1991International Business Machines CorporationMethod and apparatus for randomizing data in a direct access storage device
US50560896. Febr. 19898. Okt. 1991Mitsubishi Denki Kabushiki KaishaMemory device
US50777226. Jan. 198931. Dez. 1991Convex Computer CorporationDisk drive insertion and removal interlock
US512680823. Okt. 198930. Juni 1992Advanced Micro Devices, Inc.Flash EEPROM array with paged erase architecture
US516302122. Juli 199110. Nov. 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniques
US517233811. Apr. 199015. Dez. 1992Sundisk CorporationMulti-state EEprom read and write circuits and techniques
US518255825. Okt. 199126. Jan. 1993Halliburton Geophysical Services, Inc.System for generating correction signals for use in forming low distortion analog signals
US518275229. Juni 199026. Jan. 1993Digital Equipment CorporationMethod and apparatus for transferring data between a data bus and a data storage device
US519158420. Febr. 19912. März 1993Micropolis CorporationMass storage array with efficient parity calculation
US520095917. Okt. 19896. Apr. 1993Sundisk CorporationDevice and method for defect handling in semi-conductor memory
US52375359. Okt. 199117. Aug. 1993Intel CorporationMethod of repairing overerased cells in a flash memory
US527266920. Febr. 199121. Dez. 1993Sundisk CorporationMethod and structure for programming floating gate memory cells
US527664912. Aug. 19914. Jan. 1994Mitsubishi Denki Kabushiki KaishaDynamic-type semiconductor memory device having staggered activation of column groups
US528746927. Dez. 198915. Febr. 1994Nec CorporationElectrically erasable and programmable non-volatile memory (EEPROM), wherein write pulses can be interrupted by subsequently received read requests
US536548423. Aug. 199315. Nov. 1994Advanced Micro Devices, Inc.Independent array grounds for flash EEPROM array with paged erase architechture
US538806426. Nov. 19917. Febr. 1995Information Storage Devices, Inc.Programmable non-volatile analog voltage source devices and methods
US541664612. Nov. 199316. Mai 1995Kabushiki Kaisha ToshibaData recording and reproducing apparatus having read/write circuit with programmable parameter means
US541678230. Okt. 199216. Mai 1995Intel CorporationMethod and apparatus for improving data failure rate testing for memory arrays
US544685420. Okt. 199329. Aug. 1995Sun Microsystems, Inc.Virtual memory computer apparatus and address translation mechanism employing hashing scheme and page frame descriptor that support multiple page sizes
US545042424. Mai 199312. Sept. 1995Mitsubishi Denki Kabushiki KaishaSemiconductor memory device with error checking and correcting function
US546944416. Nov. 199421. Nov. 1995Kabushiki Kaisha ToshibaElectrically erasable and programmable non-volatile memory system with write-verify controller using two reference levels
US547375330. Okt. 19925. Dez. 1995Intel CorporationMethod of managing defects in flash disk memories
US54791702. Nov. 199326. Dez. 1995California Institute Of TechnologyMethod and apparatus for long-term multi-valued storage in dynamic analog memory
US550895829. Sept. 199416. Apr. 1996Intel CorporationMethod and apparatus for sensing the state of floating gate memory cells by applying a variable gate voltage
US55198311. Juni 199421. Mai 1996Intel CorporationNon-volatile disk cache
US553296221. März 19952. Juli 1996Sandisk CorporationSoft errors handling in EEPROM devices
US553319021. Dez. 19942. Juli 1996At&T Global Information Solutions CompanyMethod for maintaining parity-data consistency in a disk array
US554188627. Dez. 199430. Juli 1996Intel CorporationMethod and apparatus for storing control information in multi-bit non-volatile memory arrays
US560067716. Jan. 19964. Febr. 1997Zenith Electronics CorporationTrellis coded modulation system for digital television signal
US563832011. Jan. 199610. Juni 1997Invoice Technology, Inc.High resolution analog storage EPROM and flash EPROM
US565733220. März 199512. Aug. 1997Sandisk CorporationSoft errors handling in EEPROM devices
US567554022. Jan. 19967. Okt. 1997Micron Quantum Devices, Inc.Non-volatile memory system having internal data verification test mode
US56823528. Febr. 199628. Okt. 1997Invoice Technology, Inc.Digital testing of analog memory devices
US56871146. Okt. 199511. Nov. 1997Agate Semiconductor, Inc.Integrated circuit for storage and retrieval of multiple digital bits per nonvolatile memory cell
US569671715. Okt. 19969. Dez. 1997Samsung Electronics Co., Ltd.Nonvolatile integrated circuit memory devices having adjustable erase/program threshold voltage verification capability
US572664929. Aug. 199510. März 1998Yamaha CorporationControl device suitable for use in an apparatus for reproducing video, audio and accompanying characters
US57269349. Apr. 199610. März 1998Information Storage Devices, Inc.Method and apparatus for analog reading values stored in floating gate structures
US574275229. Dez. 199521. Apr. 1998Symbios Logic Inc.Method for performing a RAID stripe write operation using a drive XOR command set
US574853326. März 19965. Mai 1998Invoice Technology, Inc.Read circuit which uses a coarse-to-fine search when reading the threshold voltage of a memory cell
US574853426. März 19965. Mai 1998Invox TechnologyFeedback loop for reading threshold voltage
US575163712. März 199612. Mai 1998Macronix International Co., Ltd.Automatic programming algorithm for page mode flash memory with variable programming pulse height and pulse width
US576140227. Sept. 19942. Juni 1998Hitachi, Ltd.Array type disk system updating redundant data asynchronously with data access
US579896631. März 199725. Aug. 1998Intel CorporationFlash memory VDS compensation techiques to reduce programming variability
US579920028. Sept. 199525. Aug. 1998Emc CorporationPower failure responsive apparatus and method having a shadow dram, a flash ROM, an auxiliary battery, and a controller
US580198528. Juli 19951. Sept. 1998Micron Technology, Inc.Memory system having programmable control parameters
US58388323. Apr. 199517. Nov. 1998Iterated Systems, Inc.Method and system for representing a data set with a data transforming function and data mask
US586010613. Juli 199512. Jan. 1999Intel CorporationMethod and apparatus for dynamically adjusting power/performance characteristics of a memory subsystem
US586711429. Febr. 19962. Febr. 1999Mitel CorporationMethod and apparatus for performing data compression
US58674288. Juli 19972. Febr. 1999Hitachi, Ltd.Nonvolatile memory system semiconductor memory and writing method
US586742919. Nov. 19972. Febr. 1999Sandisk CorporationHigh density non-volatile flash memory without adverse effects of electric field coupling between adjacent floating gates
US587798629. Dez. 19972. März 1999Sandisk CorporationMulti-state Flash EEprom system on a card that includes defective cell substitution
US588993726. Juni 199730. März 1999Nec CorporationHard disk apparatus capable of transforming logical addresses of apparatus diagnosis cylinders to HDD-by-HDD physical addresses
US59010892. Apr. 19984. Mai 1999Agate Semiconductor, Inc.Stabilization circuits and techniques for storage and retrieval of single or multiple digital bits per memory cell
US59094498. Sept. 19971. Juni 1999Invox TechnologyMultibit-per-cell non-volatile memory with error detection and correction
US591290623. Juni 199715. Juni 1999Sun Microsystems, Inc.Method and apparatus for recovering from correctable ECC errors
US593016730. Juli 199727. Juli 1999Sandisk CorporationMulti-state non-volatile flash memory capable of being its own two state write cache
US593742427. Febr. 199710. Aug. 1999Intel CorporationMethod and apparatus for suspending the writing of a nonvolatile semiconductor memory with program suspend command
US594200431. Okt. 199524. Aug. 1999Stmicroelectronics, S.R.L.Device and a method for storing data and corresponding error-correction information
US594671630. Mai 199631. Aug. 1999Hewlett-Packard CompanySectored virtual memory management system and translation look-aside buffer (TLB) for the same
US596998623. Juni 199819. Okt. 1999Invox TechnologyHigh-bandwidth read and write architectures for non-volatile memories
US598266818. Aug. 19989. Nov. 1999Hitachi, Ltd.Nonvolatile memory system, semiconductor memory and writing method
US599151720. Dez. 199623. Nov. 1999Sandisk CorporationFlash EEprom system with cell by cell programming verification
US599541720. Okt. 199830. Nov. 1999Advanced Micro Devices, Inc.Scheme for page erase and erase verify in a non-volatile memory array
US60090143. Juni 199828. Dez. 1999Advanced Micro Devices, Inc.Erase verify scheme for NAND flash
US60090162. Juni 199928. Dez. 1999Hitachi, Ltd.Nonvolatile memory system semiconductor memory and writing method
US602342529. Juni 19998. Febr. 2000Hitachi, Ltd.Nonvolatile memory system, semiconductor memory, and writing method
US60348911. Dez. 19977. März 2000Micron Technology, Inc.Multi-state flash memory defect management
US604099323. Febr. 199821. März 2000Macronix International Co., Ltd.Method for programming an analog/multi-level flash EEPROM
US60414303. Nov. 199721. März 2000Sun Microsystems, Inc.Error detection and correction code for data and check code fields
US607320423. Apr. 19976. Juni 2000Micron Technology, Inc.Memory system having flexible architecture and method
US610161421. Okt. 19978. Aug. 2000Intel CorporationMethod and apparatus for automatically scrubbing ECC errors in memory via hardware
US61282376. Dez. 19993. Okt. 2000Micron Technology, Inc.Method and apparatus for enhancing the performance of semiconductor memory devices
US613414014. Mai 199817. Okt. 2000Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device with soft-programming to adjust erased state of memory cells
US613414319. Nov. 199917. Okt. 2000Micron Technology, Inc.Multi-state flash memory defect management
US613463131. Okt. 199617. Okt. 2000Hyundai Electronics America, Inc.Non-volatile memory with embedded programmable controller
US614126131. Dez. 199931. Okt. 2000Patti; RobertDRAM that stores multiple bits per storage cell
US615124625. Nov. 199821. Nov. 2000Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refresh
US615757321. Dez. 19995. Dez. 2000Hitachi, Ltd.Nonvolatile memory system, semiconductor memory, and writing method
US616696224. Juni 199926. Dez. 2000Amic Technology, Inc.Circuit and method for conditioning flash memory array
US616969115. Sept. 19992. Jan. 2001Stmicroelectronics S.R.L.Method for maintaining the memory content of non-volatile memory cells
US617846612. Juni 199823. Jan. 2001Unisys CorporationSystem for maximizing bandpass on an interface directly coupling two units where the interface has independently operative data and address interconnections, and computer sysem employing same.
US61851348. Dez. 19996. Febr. 2001Kabushiki Kaisha ToshibaFlash memory control method, flash memory system using the control method and flash memory device using the control method
US62091131. Sept. 199827. März 2001Micron Technology, Inc.Method and apparatus for performing error correction on data read from a multistate memory
US621265422. Juli 19973. Apr. 2001Lucent Technologies Inc.Coded modulation for digital storage in analog memory devices
US621927625. Febr. 200017. Apr. 2001Advanced Micro Devices, Inc.Multilevel cell programming
US621944720. Febr. 199817. Apr. 2001Samsung Electronics Co., Ltd.Method and circuit for extracting histogram and cumulative distribution function for image enhancement apparatus
US62227627. Aug. 199724. Apr. 2001Sandisk CorporationMulti-state memory
US623023313. Sept. 19918. Mai 2001Sandisk CorporationWear leveling techniques for flash EEPROM systems
US624045822. Dez. 199829. Mai 2001Unisys CorporationSystem and method for programmably controlling data transfer request rates between data sources and destinations in a data processing system
US625962727. Jan. 200010. Juli 2001Multi Level Memory TechnologyRead and write operations using constant row line voltage and variable column line load
US627541913. Okt. 200014. Aug. 2001Sandisk CorporationMulti-state memory
US627863212. Dez. 199721. Aug. 2001Micron Technology, Inc.Method and circuitry for performing analog over-program and under-program detection for a multistate memory cell
US627906926. Dez. 199621. Aug. 2001Intel CorporationInterface for flash EEPROM memory arrays
US628894423. Mai 200011. Sept. 2001Fujitsu LimitedNAND type nonvolatile memory with improved erase-verify operations
US629239429. Juni 200018. Sept. 2001Saifun Semiconductors Ltd.Method for programming of a semiconductor memory cell
US63011519. Aug. 20009. Okt. 2001Information Storage Devices, Inc.Adaptive programming method and apparatus for flash memory analog storage
US630448620. Dez. 199916. Okt. 2001Fujitsu LimitedSensing time control device and method
US63077766. Okt. 200023. Okt. 2001Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refresh
US631404415. Juni 20006. Nov. 2001Hitachi, Ltd.Semiconductor integrated circuit device
US631736313. Okt. 200013. Nov. 2001Sandisk CorporationMulti-state memory
US631736413. Okt. 200013. Nov. 2001Sandisk CorporationMulti-state memory
US634500426. Dez. 20005. Febr. 2002Mitsubishi Denki Kabushiki KaishaRepair analysis circuit for redundancy, redundant repairing method, and semiconductor device
US636034626. Aug. 199819. März 2002Sony CorporationStorage unit, method of checking storage unit, reading and writing method
US636300817. Febr. 200026. März 2002Multi Level Memory TechnologyMulti-bit-cell non-volatile memory with maximized data capacity
US636345418. Apr. 200026. März 2002Micron Technology, Inc.Memory system having flexible architecture and method
US63664962. Aug. 20002. Apr. 2002Stmicroelectronics S.R.L.Method for programming multi-level non-volatile memories by controlling the gate voltage
US638509225. Sept. 20017. Mai 2002Hitachi, Ltd.Nonvolatile memory system, semiconductor memory, and writing method
US639293217. Nov. 200021. Mai 2002Tatsuya IshiiNonvolatile memory system, semiconductor memory, and writing method
US639674228. Juli 200028. Mai 2002Silicon Storage Technology, Inc.Testing of multilevel semiconductor memory
US639736410. Nov. 199828. Mai 2002Mordecai BarkanDigital data representation for multi-bit data storage and transmission
US640532330. März 199911. Juni 2002Silicon Storage Technology, Inc.Defect management for interface to electrically-erasable programmable read-only memory
US640534210. Sept. 199911. Juni 2002Western Digital Technologies, Inc.Disk drive employing a multiple-input sequence detector responsive to reliability metrics to improve a retry operation
US64180603. Jan. 20029. Juli 2002Ememory Technology Inc.Method of programming and erasing non-volatile memory cells
US6438037 *9. Mai 200120. Aug. 2002Advanced Micro Devices, Inc.Threshold voltage compacting for non-volatile semiconductor memory designs
US644258526. Nov. 199727. Aug. 2002Compaq Computer CorporationMethod for scheduling contexts based on statistics of memory system interactions in a computer system
US644560226. Okt. 19993. Sept. 2002Nucore Technology Inc.Structure and method for correction of defective analog data in a nonvolatile semiconductor memory
US645283827. Nov. 200117. Sept. 2002Hitachi, Ltd.Nonvolatile memory system, semiconductor memory and writing method
US645652817. Sept. 200124. Sept. 2002Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary mode
US646647618. Jan. 200115. Okt. 2002Multi Level Memory TechnologyData coding for multi-bit-per-cell memories having variable numbers of bits per memory cell
US646706210. Nov. 199815. Okt. 2002Mordecai BarkanDigital data (multi-bit) storage with discrete analog memory cells
US64699312. Juli 200122. Okt. 2002M-Systems Flash Disk Pioneers Ltd.Method for increasing information content in a computer memory
US648094824. Juni 199912. Nov. 2002Cirrus Logic, Inc.Configurable system memory map
US64902361. Sept. 20003. Dez. 2002Hitachi, Ltd.Method and apparatus for optical disk device
US652258027. Juni 200118. Febr. 2003Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states
US65259528. Apr. 200225. Febr. 2003Sony CorporationRecording system, data recording apparatus, memory apparatus, and data recording method
US653255627. Jan. 200011. März 2003Multi Level Memory TechnologyData management for multi-bit-per-cell memories
US653892227. Sept. 200025. März 2003Sandisk CorporationWritable tracking cells
US65494642. Juli 200215. Apr. 2003Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device
US65535102. Sept. 199922. Apr. 2003Micron Technology, Inc.Memory device including redundancy routine for correcting random errors
US655896731. Jan. 20016. Mai 2003Multi Level Memory TechnologyMulti-bit-per-cell memory system with numbers of bits per cell set by testing of memory units
US65601522. Nov. 20016. Mai 2003Sandisk CorporationNon-volatile memory with temperature-compensated data read
US656731113. März 200220. Mai 2003Hitachi, Ltd.Nonvolatile memory system, semiconductor memory, and writing method
US657753911. Okt. 200110. Juni 2003Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device with programming voltage generating system and data programming method
US65840124. Juni 200224. Juni 2003Btg International Inc.Electrically alterable non-volatile memory with N-bits per cell
US661530710. Mai 20002. Sept. 2003Micron Technology, Inc.Flash with consistent latency for read operations
US662173918. Jan. 200216. Sept. 2003Sandisk CorporationReducing the effects of noise in non-volatile memories through multiple reads
US664032630. Mai 200028. Okt. 2003Hewlett-Packard Development Company, L.C.Data set recovery by codeword overlay
US664316918. Sept. 20014. Nov. 2003Intel CorporationVariable level memory
US664691311. Okt. 200111. Nov. 2003Stmicroelectronics S.R.L.Method for storing and reading data in a multilevel nonvolatile memory
US66781922. Nov. 200113. Jan. 2004Sandisk CorporationError management for writable tracking storage units
US668381117. März 200327. Jan. 2004Hitachi, Ltd.Nonvolatile memory system, semiconductor memory, and writing method
US66871559. Mai 20033. Febr. 2004Oki Electric Industry Co., Ltd.Analog storage semiconductor memory that uses plural write voltages and plural read voltages having different voltage levels
US670774831. Dez. 200216. März 2004Ritek CorporationBack up power embodied non-volatile memory device
US670825712. Juli 199916. März 2004Koninklijke Philips Electronics N.V.Buffering system bus for external-memory access
US671444924. Jan. 200330. März 2004Sandisk CorporationSense amplifier suitable for analogue voltage levels
US671784726. Aug. 20026. Apr. 2004Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary mode
US673155720. Juni 20024. Mai 2004Stmicroelectronics S.R.L.Method of refreshing an electrically erasable and programmable non-volatile memory
US67322508. Febr. 20024. Mai 2004Sun Microsystems, Inc.Multiple address translations
US673829315. Apr. 200318. Mai 2004Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and data programming method
US6751146 *7. Jan. 200315. Juni 2004Advanced Micro Devices, Inc.System and method for charge restoration in a non-volatile memory device
US675176620. Mai 200215. Juni 2004Sandisk CorporationIncreasing the effectiveness of error correction codes and operating multi-level memory systems by using information about the quality of the stored data
US67571933. Apr. 200229. Juni 2004Macronix International Co., Ltd.Coding method of multi-level memory cell
US6768676 *24. Jan. 200327. Juli 2004Sharp Kabushiki KaishaNonvolatile semiconductor memory device
US677480817. Mai 200010. Aug. 2004Dell Products L.P.Electromechanical lock for components
US67818776. Sept. 200224. Aug. 2004Sandisk CorporationTechniques for reducing effects of coupling between storage elements of adjacent rows of memory cells
US680480526. Juni 200112. Okt. 2004Seagate Technology LlcMethod and apparatus for encoding with unequal protection in magnetic recording channels having concatenated error correction codes
US680709518. Dez. 200219. Okt. 2004Sandisk CorporationMulti-state nonvolatile memory capable of reducing effects of coupling between storage elements
US680710123. Dez. 200219. Okt. 2004Renesas Technology Corp.Semiconductor memory device
US680996430. Aug. 200126. Okt. 2004Micron Technology, Inc.Nonvolatile semiconductor memory device capable of transferring data internally without using an external bus
US681959229. März 200216. Nov. 2004Kabushiki Kaisha ToshibaSemiconductor memory
US682916712. Dez. 20027. Dez. 2004Sandisk CorporationError recovery for nonvolatile memory
US684505230. Mai 200318. Jan. 2005Macronix International Co., Ltd.Dual reference cell sensing scheme for non-volatile memory
US685101827. März 20021. Febr. 2005Hewlett-Packard Development Company, L.P.Exchanging operation parameters between a data storage device and a controller
US685108124. Juli 20011. Febr. 2005Nec Electronics CorporationSemiconductor memory device having ECC type error recovery circuit
US685654613. Nov. 200115. Febr. 2005Sandisk CorporationMulti-state memory
US686221825. Febr. 20041. März 2005Sandisk CorporationMulti-state memory
US687076718. Sept. 200322. März 2005Intel CorporationVariable level memory
US687077310. März 200422. März 2005Kabushiki Kaisha ToshibaData writing method for semiconductor memory device and semiconductor memory device
US68735529. Okt. 200329. März 2005Renesas Technology Corp.Nonvolatile memory system, semiconductor memory, and writing method
US687952020. Juni 200312. Apr. 2005Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and electric device with the same
US68825676. Dez. 200219. Apr. 2005Multi Level Memory TechnologyParallel programming of multiple-bit-per-cell memory cells on a continuous word line
US689492630. Apr. 200317. Mai 2005Sandisk CorporationMulti-state memory
US690749720. Dez. 200214. Juni 2005Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device
US692500918. Aug. 20042. Aug. 2005Kabushiki Kaisha ToshibaSemiconductor memory
US693092514. Okt. 200316. Aug. 2005Atmel CorporationSuspend-resume programming method for flash memory
US693418818. Juni 200423. Aug. 2005Micron Technology, Inc.Non-volatile memory erase circuitry
US693751127. Jan. 200430. Aug. 2005Macronix International Co., Ltd.Circuit and method for programming charge storage memory cells
US69589389. Dez. 200425. Okt. 2005Kabushiki Kaisha ToshibaData writing method for semiconductor memory device and semiconductor memory device
US696350529. Okt. 20038. Nov. 2005Aifun Semiconductors Ltd.Method circuit and system for determining a reference voltage
US69729937. Febr. 20036. Dez. 2005Sandisk CorporationMethod and structure for efficient data verification operation for non-volatile memories
US698817530. Juni 200317. Jan. 2006M-Systems Flash Disk Pioneers Ltd.Flash memory management method that is resistant to data corruption by power loss
US699293229. Okt. 200331. Jan. 2006Saifun Semiconductors LtdMethod circuit and system for read error detection in a non-volatile memory array
US699934411. März 200514. Febr. 2006Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device and electric device with the same
US700284327. Jan. 200421. Febr. 2006Sandisk CorporationVariable current sinking for coarse/fine programming of non-volatile memory
US70063791. März 200528. Febr. 2006Kabushiki Kaisha ToshibaSemiconductor memory
US70128353. Okt. 200314. März 2006Sandisk CorporationFlash memory data correction and scrub techniques
US70200176. Apr. 200428. März 2006Sandisk CorporationVariable programming of non-volatile memory
US702373516. Juni 20044. Apr. 2006Ramot At Tel-Aviv University Ltd.Methods of increasing the reliability of a flash memory
US703121029. Juni 200418. Apr. 2006Hynix Semiconductor Inc.Method of measuring threshold voltage for a NAND flash memory device
US703121411. Dez. 200218. Apr. 2006Silicon Storage Technology, Inc.Digital multilevel memory system having multistage autozero sensing
US703121622. Juni 200418. Apr. 2006Hynix Semiconductor Inc.Refresh controller with low peak current
US703984628. Mai 20032. Mai 2006Comtech Telecommunications Corp.Enhanced turbo product code decoder system utilizing a codeword organization method
US704276622. Juli 20049. Mai 2006Spansion, LlcMethod of programming a flash memory device using multilevel charge storage
US70541935. Nov. 200430. Mai 2006Samsung Electronics Co., Ltd.Non-uniform programming pulse width for writing of multi-bit-per-cell memories
US705419922. Dez. 200430. Mai 2006Samsung Electronics Co., Ltd.Multi level flash memory device and program method
US705795830. Sept. 20036. Juni 2006Sandisk CorporationMethod and system for temperature compensation for memory cells with temperature-dependent behavior
US706514722. Juni 200120. Juni 2006Texas Instruments IncorporatedSystem and method of data communication using turbo trellis coded modulation combined with constellation shaping with or without precoding
US706853927. Jan. 200427. Juni 2006Sandisk CorporationCharge packet metering for coarse/fine programming of non-volatile memory
US707184931. März 20054. Juli 2006Guobiao ZhangFractional-Bit Systems
US707222210. März 20054. Juli 2006Renesas Technology Corp.Nonvolatile memory system, semiconductor memory and writing method
US70795555. Nov. 200118. Juli 2006Pulse Communications, Inc.Integrated digital loop carrier system with virtual tributary mapper circuit
US708861527. Juli 20048. Aug. 2006Sandisk CorporationMulti-state memory
US70991943. Dez. 200429. Aug. 2006Sandisk CorporationError recovery for nonvolatile memory
US71029243. Jan. 20055. Sept. 2006Sandisk CorporationTechniques of recovering data from memory cells affected by field coupling with adjacent memory cells
US711343219. Nov. 200326. Sept. 2006Sandisk CorporationCompressed event counting technique and application to a flash memory system
US713021013. Jan. 200531. Okt. 2006Spansion LlcMulti-level ONO flash program algorithm for threshold width control
US71391926. Febr. 200421. Nov. 2006Samsung Electronics Co., Ltd.Programming of multi-level memory cells on a continuous word line
US713919827. Jan. 200421. Nov. 2006Sandisk CorporationEfficient verification for coarse/fine programming of non-volatile memory
US714580531. Jan. 20065. Dez. 2006Renesas Technology Corp.Nonvolatile memory system, semiconductor memory, and writing method
US715169220. Mai 200519. Dez. 2006Macronix International Co., Ltd.Operation scheme for programming charge trapping non-volatile memory
US715805820. Juli 20042. Jan. 2007Marvell International Ltd.Method and apparatus for generating a seed set in a data dependent seed selector
US71707817. Apr. 200530. Jan. 2007Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refresh
US717080231. Dez. 200330. Jan. 2007Sandisk CorporationFlexible and area efficient column redundancy for non-volatile memories
US71738595. Apr. 20056. Febr. 2007Sandisk CorporationFaster programming of higher level states in multi-level cell flash memory
US71771845. Apr. 200413. Febr. 2007Sandisk CorporationSelective operation of a multi-state non-volatile memory system in a binary mode
US717719527. Juli 200513. Febr. 2007Sandisk CorporationReducing the effects of noise in non-volatile memories through multiple reads
US717719920. Okt. 200313. Febr. 2007Sandisk CorporationBehavior based programming of non-volatile memory
US71772002. Aug. 200413. Febr. 2007Msystems Ltd.Two-phase programming of a flash memory
US718433830. Aug. 200527. Febr. 2007Spansion LlcSemiconductor device, semiconductor device testing method, and programming method
US718719510. Dez. 20046. März 2007Hynix Semiconductor Inc.Parallel compression test circuit of memory device
US718759218. Aug. 20046. März 2007Sandisk CorporationMulti-state memory
US719061420. Mai 200513. März 2007Macronix International Co., Ltd.Operation scheme for programming charge trapping non-volatile memory
US719389820. Juni 200520. März 2007Sandisk CorporationCompensation currents in non-volatile memory read operations
US719392111. Apr. 200520. März 2007Samsung Electronics, Co., Ltd.Cascade wake-up circuit preventing power noise in memory device
US71966441. Juli 200427. März 2007Seagate Technology LlcDecoupling of analog input and digital output
US71969285. Apr. 200527. März 2007Sandisk CorporationCompensating for coupling during read operations of non-volatile memory
US71969339. Dez. 200527. März 2007Kabushiki Kaisha ToshibaHigh-speed verifiable semiconductor memory device
US719759423. Sept. 200327. März 2007Infineon Technologies Flash Gmbh & Co. KgCircuit, system and method for encoding data to be stored on a non-volatile memory array
US720006231. Aug. 20043. Apr. 2007Micron Technology, Inc.Method and system for reducing the peak current in refreshing dynamic random access memory devices
US721007729. Jan. 200424. Apr. 2007Hewlett-Packard Development Company, L.P.System and method for configuring a solid-state storage device with error correction coding
US722159225. Febr. 200522. Mai 2007Micron Technology, Inc.Multiple level programming in a non-volatile memory device
US722461316. Aug. 200529. Mai 2007Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states
US723147431. Mai 200512. Juni 2007Advanced Micro Devices, Inc.Serial interface having a read temperature command
US72315629. Jan. 200412. Juni 2007Infineon Technologies AgMemory module, test system and method for testing one or a plurality of memory modules
US724327514. Dez. 200510. Juli 2007Sandisk CorporationSmart verify for multi-state memories
US725469020. Mai 20047. Aug. 2007S. Aqua Semiconductor LlcPipelined semiconductor memories and systems
US72547631. Sept. 20047. Aug. 2007Agere Systems Inc.Built-in self test for memory arrays using error correction coding
US72570276. Dez. 200514. Aug. 2007Hynix Semiconductor Inc.Non-volatile memory device, and multi-page program, read and copyback program method thereof
US725998721. Dez. 200521. Aug. 2007Sandisk CorporationSystems for variable programming of non-volatile memory
US72660269. Aug. 20054. Sept. 2007Sandisk CorporationSymbol frequency leveling in a storage system
US72660696. Febr. 20044. Sept. 2007Via Technologies, Inc.,Method and apparatus for retry calculation in an optical disk device
US726906611. Mai 200511. Sept. 2007Micron Technology, Inc.Programming memory devices
US727275728. Apr. 200518. Sept. 2007Infineon Technologies AgMethod for testing a memory chip and test arrangement
US727461128. Juli 200625. Sept. 2007Micron Technology, Inc.Method and architecture to calibrate read operations in synchronous flash memory
US727735529. Aug. 20052. Okt. 2007Micron Technology, Inc.Method and apparatus for generating temperature-compensated read and verify operations in flash memories
US728039831. Aug. 20069. Okt. 2007Micron Technology, Inc.System and memory for sequential multi-plane page memory operations
US728040917. März 20069. Okt. 2007Matsushita Electric Industrial Co., Ltd.Non-volatile memory device with threshold voltage control function
US728041528. Apr. 20069. Okt. 2007Samsung Electronics Co., Ltd.Flash memory device and method of repairing defects and trimming voltages
US72833993. Aug. 200616. Okt. 2007Renesas Technology Corp.Nonvolatile memory system, semiconductor memory, and writing method
US728934410. Nov. 200530. Okt. 2007Sandisk CorporationReverse coupling effect with timing information for non-volatile memory
US730180722. Febr. 200527. Nov. 2007Sandisk CorporationWritable tracking cells
US730181727. Okt. 200527. Nov. 2007Sandisk CorporationMethod for programming of multi-state non-volatile memory using smart verify
US730852528. März 200511. Dez. 2007Sandisk Il Ltd.Method of managing a multi-bit cell flash memory with improved reliablility and performance
US731025529. Dez. 200518. Dez. 2007Sandisk CorporationNon-volatile memory with improved program-verify operations
US73102696. März 200718. Dez. 2007Kabushiki Kaisha ToshibaHigh-speed verifiable semiconductor memory device
US73102717. Apr. 200618. Dez. 2007Hynix Semiconductor Inc.Program-verify method of non-volatile memory device
US73102722. Juni 200618. Dez. 2007Sandisk CorporationSystem for performing data pattern sensitivity compensation using different voltage
US731034718. Jan. 200518. Dez. 2007Sandisk, Il Ltd.States encoding in multi-bit flash cells
US731272711. Apr. 200725. Dez. 2007Marvell International Ltd.Methods and apparatus for improving minimum hamming weights of a sequence
US732150916. Febr. 200722. Jan. 2008Sandisk CorporationCompensating for coupling in non-volatile storage
US732838429. Sept. 20055. Febr. 2008Xilinx, Inc.Method and apparatus using device defects as an identifier
US734283116. Juni 200611. März 2008Sandisk CorporationSystem for operating non-volatile memory using temperature compensation of voltages of unselected word lines and select gates
US734333026. Juni 200111. März 2008Boesjes Eimar MSystems and methods for acquisition, evaluation, inventory, distribution, and/or re-sale of pre-owned recorded data products
US734592411. Okt. 200618. März 2008Micron Technology, Inc.Programming memory devices
US734592814. Dez. 200518. März 2008Sandisk CorporationData recovery methods in multi-state memory after program fail
US73492632. Mai 200625. März 2008Samsung Electronics Co., Ltd.Circuit and method for adaptive incremental step-pulse programming in a flash memory device
US735675516. Okt. 20038. Apr. 2008Intel CorporationError correction for multi-level cell memory with overwrite capability
US736342015. Dez. 200322. Apr. 2008Nortel Networks LimitedMethod and file structures for managing data on a flash disk
US736567110. Okt. 200629. Apr. 2008Seagate Technology LlcCommunication channel with undersampled interpolative timing recovery
US73887812. Okt. 200617. Juni 2008Sandisk Il Ltd.Multi-bit-per-cell flash memory device with non-bijective mapping
US73976975. Jan. 20078. Juli 2008Sandisk CorporationMulti-bit-per-cell flash EEPROM memory with refresh
US740597419. Mai 200429. Juli 2008Sharp Kabushiki KaishaSemiconductor memory device, page buffer resource assigning method and circuit therefor, computer system and mobile electronic device
US74059797. Sept. 200729. Juli 2008Renesas Technology Corp.Nonvolatile memory system, semiconductor memory, and writing method
US74088046. Dez. 20055. Aug. 2008Sandisk CorporationSystems for soft programming non-volatile memory utilizing individual verification and additional soft programming of subsets of memory cells
US740881022. Febr. 20065. Aug. 2008Micron Technology, Inc.Minimizing effects of program disturb in a memory device
US740947321. Dez. 20045. Aug. 2008Sandisk CorporationOff-chip data relocation
US74096234. Nov. 20045. Aug. 2008Sigmatel, Inc.System and method of reading non-volatile computer memory
US742084714. Dez. 20052. Sept. 2008Sandisk CorporationMulti-state memory having data recovery after program fail
US743323126. Apr. 20067. Okt. 2008Micron Technology, Inc.Multiple select gates with non-volatile memory cells
US743369722. Juni 20047. Okt. 2008Broadcom CorporationSynchronized UWB piconets for Simultaneously Operating Piconet performance
US74341114. Apr. 20057. Okt. 2008Kabushiki Kaisha ToshibaNon-volatile memory system having a pseudo pass function
US743749826. Juli 200414. Okt. 2008San Disk Il, LtdMethod and system for optimizing reliability and performance of programming data in non-volatile memory devices
US744032429. Dez. 200621. Okt. 2008Sandisk CorporationApparatus with alternating read mode
US74403311. Juni 200621. Okt. 2008Sandisk CorporationVerify operation for non-volatile storage using different voltages
US744106715. Nov. 200421. Okt. 2008Sandisk CorporationCyclic flash memory wear leveling
US744797016. Juni 20044. Nov. 2008Seagate Technology, Inc.Soft-decision decoding using selective bit flipping
US74504212. Juni 200611. Nov. 2008Sandisk CorporationData pattern sensitivity compensation using different voltage
US74537377. Juni 200718. Nov. 2008Micron Technology, Inc.Program method with optimized voltage level for flash memory
US74571631. Juni 200625. Nov. 2008Sandisk CorporationSystem for verifying non-volatile storage using different voltages
US745789717. März 200425. Nov. 2008Suoer Talent Electronics, Inc.PCI express-compatible controller and interface for flash memory
US746041011. Aug. 20062. Dez. 2008Panasonic CorporationNonvolatile semiconductor memory device and programming or erasing method therefor
US746041229. Dez. 20062. Dez. 2008Samsung Electronics Co., Ltd.Flash memory device and erasing method thereof
US746659220. Aug. 200716. Dez. 2008Renesas Technology Corp.Semiconductor memory device
US746890718. Sept. 200623. Dez. 2008Samsung Electronics Co., Ltd.Programming method for flash memory capable of compensating reduction of read margin between states due to hot temperature stress
US74689112. Nov. 200623. Dez. 2008Sandisk CorporationNon-volatile memory using multiple boosting modes for reduced program disturb
US746904917. Nov. 200323. Dez. 2008Marvell International Ltd.Data dependent scrambler with reduced overhead
US747158122. März 200730. Dez. 2008Silicon Storage Technology, Inc.Wide dynamic range and high speed voltage mode sensing for a multilevel digital non-volatile memory
US748331927. Mai 200827. Jan. 2009Brown Terry CMethod and system for reducing volatile memory DRAM power budget
US74873295. Febr. 20083. Febr. 2009International Business Machines CorporationPage replacement policy for systems having multiple page sizes
US748739421. Apr. 20083. Febr. 2009International Business Machines CorporationRecovering from abnormal interruption of a parity update operation in a disk array system
US749264120. Juni 200617. Febr. 2009Kabushiki Kaisha ToshibaNon-volatile semiconductor memory device
US750871013. Nov. 200624. März 2009Sandisk CorporationOperating non-volatile memory with boost structures
US752671113. Okt. 200528. Apr. 2009Nec Electronics CorporationDecoding method and device for repeatedly decoding first and second encoded data
US75390617. Nov. 200626. Mai 2009Hynix Semiconductor Inc.Method of programming flash memory device
US753906220. Dez. 200626. Mai 2009Micron Technology, Inc.Interleaved memory program and verify method, device and system
US75514928. März 200723. Juni 2009Mosaid Technologies, Inc.Non-volatile semiconductor memory with page erase
US75581093. Nov. 20067. Juli 2009Sandisk CorporationNonvolatile memory with variable read threshold
US755883914. Sept. 20057. Juli 2009Netapp, Inc.Read-after-write verification for improved write-once-read-many data storage
US756813530. März 200728. Juli 2009Apple Inc.Use of alternative value in cell detection
US757052027. Dez. 20064. Aug. 2009Sandisk CorporationNon-volatile storage system with initial programming voltage based on trial
US757455518. März 200511. Aug. 2009Emc CorporationMemory system having daisy chained memory controllers
US759000229. Dez. 200615. Sept. 2009Sandisk CorporationResistance sensing and compensation for non-volatile storage
US759325913. Juni 200722. Sept. 2009Mosaid Technologies IncorporatedFlash multi-level threshold distribution scheme
US759409312. Okt. 200622. Sept. 2009Foundry Networks, Inc.Virtual memory mapping for efficient memory usage
US75967076. Mai 200529. Sept. 2009Sun Microsystems, Inc.System and method for efficient power throttling in multiprocessor chip
US76097871. Okt. 200327. Okt. 2009TdfReception of a signal modulated according to a multilevel coding technique
US761304330. März 20073. Nov. 2009Apple Inc.Shifting reference values to account for voltage sag
US761649829. Dez. 200610. Nov. 2009Sandisk CorporationNon-volatile storage system with resistance sensing and compensation
US761991829. Dez. 200617. Nov. 2009Intel CorporationApparatus, method, and system for flash memory
US76312456. Jan. 20068. Dez. 2009Sandisk Il Ltd.NAND flash memory controller exporting a NAND interface
US763379821. Nov. 200715. Dez. 2009Micron Technology, Inc.M+N bit programming and M+L bit read for M bit memory cells
US763380229. Dez. 200815. Dez. 2009Sandisk CorporationNon-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages
US763953210. Okt. 200729. Dez. 2009Micron Technology, Inc.Non-equal threshold voltage ranges in MLC NAND
US764434730. Sept. 20055. Jan. 2010Intel CorporationSilent data corruption mitigation using error correction code with embedded signaling fault detection
US7646632 *21. Dez. 200712. Jan. 2010Qimonda AgIntegrated circuit for setting a memory cell based on a reset current distribution
US765673429. Juni 20072. Febr. 2010Sandisk 3D LlcMethods and apparatus for extending the effective thermal operating range of a memory
US766015819. Juni 20089. Febr. 2010Micron Technology, Inc.Programming method to reduce gate coupling interference for non-volatile memory
US76601831. Aug. 20059. Febr. 2010Rambus Inc.Low power memory device
US766100015. Nov. 20059. Febr. 2010Sony CorporationInformation processing device, information recording medium and information processing method, and computer program
US766105430. Sept. 20059. Febr. 2010Intel CorporationMethods and arrangements to remap degraded storage blocks
US766500730. Juni 200416. Febr. 2010Seagate Technology, LlcRetrial and reread methods and apparatus for recording channels
US768098729. März 200616. März 2010Emc CorporationSub-page-granular cache coherency using shared virtual memory mechanism
US773371220. Mai 20088. Juni 2010Siliconsystems, Inc.Storage subsystem with embedded circuit for protecting against anomalies in power signal from host
US774235113. Juni 200722. Juni 2010Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and electronic device
US776162430. Aug. 200720. Juli 2010Virident Systems, Inc.Systems and apparatus for main memory with non-volatile type memory modules, and related technologies
US779760919. Aug. 200414. Sept. 2010Unisys CorporationApparatus and method for merging data blocks with error correction code protection
US781001720. März 20065. Okt. 2010Micron Technology, Inc.Variable sector-count ECC
US7817469 *18. Aug. 200519. Okt. 2010Sandisk Il Ltd.Drift compensation in a flash memory
US7830708 *22. Apr. 20099. Nov. 2010Seagate Technology LlcCompensating for variations in memory cell programmed state distributions
US784814912. Febr. 20077. Dez. 2010Sandisk CorporationReducing the effects of noise in non-volatile memories through multiple reads
US7864593 *12. Apr. 20074. Jan. 2011Qimonda AgMethod for classifying memory cells in an integrated circuit
US78692734. Sept. 200711. Jan. 2011Sandisk CorporationReducing the impact of interference during programming
US788511920. Juli 20068. Febr. 2011Sandisk CorporationCompensating for coupling during programming
US790478328. Sept. 20068. März 2011Sandisk CorporationSoft-input soft-output decoder for nonvolatile memory
US79246136. Juli 200912. Apr. 2011Anobit Technologies Ltd.Data storage in analog memory cells with protection against programming interruption
US792593611. Juli 200812. Apr. 2011Anobit Technologies Ltd.Memory device with non-uniform programming levels
US792849713. Sept. 200719. Apr. 2011Kabushiki Kaisha ToshibaNonvolatile semiconductor memory and manufacturing method thereof
US79295496. März 200619. Apr. 2011Advanced Micro Devices, Inc.Method and apparatus for scrambling data for control of high-speed bidirectional signaling
US793051529. Juli 200819. Apr. 2011International Business Machines CorporationVirtual memory management
US794582525. Nov. 200817. Mai 2011Spansion Isreal, LtdRecovery while programming non-volatile memory (NVM)
US7957189 *2. Nov. 20067. Juni 2011Sandisk Il Ltd.Drift compensation in a flash memory
US7975189 *14. Nov. 20085. Juli 2011Trelliware Technologies, Inc.Error rate estimation/application to code-rate adaption
US79785168. Apr. 200812. Juli 2011Pliant Technology, Inc.Flash memory controller having reduced pinout
US8000135 *13. Sept. 200916. Aug. 2011Anobit Technologies Ltd.Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US801409431. Aug. 20096. Sept. 2011Western Digital Technologies, Inc.Disk drive expediting defect scan when quality metric exceeds a more stringent threshold
US80373808. Juli 200811. Okt. 2011International Business Machines CorporationVerifying data integrity of a non-volatile memory system during data caching process
US80407445. Jan. 200918. Okt. 2011Sandisk Technologies Inc.Spare block management of non-volatile memories
US80655836. Juli 200722. Nov. 2011Micron Technology, Inc.Data storage with an outer block code and a stream-based inner code
US8248856 *20. Okt. 201021. Aug. 2012Seagate Technology LlcPredictive read channel configuration
US8250437 *8. Juni 201021. Aug. 2012Kabushiki Kaisha ToshibaMemory system and control method for the same
US2001000217223. Jan. 200131. Mai 2001Tomoharu TanakaNonvolatile semiconductor memory device
US2001000647926. Dez. 20005. Juli 2001Tamio IkehashiRead circuit of nonvolatile semiconductor memory
US2002003844010. Nov. 199828. März 2002Moti BarkanDigital data representation for multi-bit data storage and transmission
US2002005606414. Nov. 20019. Mai 2002Tycom (Us) Inc.Method and apparatus for enhanced forward error correction in network
US2002011857426. Febr. 200129. Aug. 2002Geoffrey GongwerNon-volatile memory with improved programming and method therefor
US2002013368417. Jan. 200219. Sept. 2002Honeywell International, Inc.Enhanced memory module architecture
US2002016609125. März 20027. Nov. 2002Kidorf Howard D.Concatenated forward error correction decoder
US2002017429529. Jan. 200221. Nov. 2002Ulrich Thomas R.Enhanced file system failure tolerance
US2002019651028. März 200226. Dez. 2002Hietala Vincent MarkMethod and system for decoding multilevel signals
US2003000234827. Juni 20012. Jan. 2003Sandisk CorporationOperating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states
US2003010340011. Dez. 20025. Juni 2003Hieu Van TranMultistage autozero sensing for a multilevel non-volatile memory integrated circuit system
US2003016118311. Dez. 200228. Aug. 2003Tran Hieu VanDigital multilevel non-volatile memory system
US2003018985619. Nov. 20029. Okt. 2003Samsung Electronics Co., Ltd.Multi-level flash memory with temperature compensation
US200400572659. Juli 200325. März 2004Stmicroelectronics SaMethod of controlling an electronic non-volatile memory and associated device
US2004005728524. Sept. 200225. März 2004Sandisk CorporationNon-volatile memory and method with reduced neighboring field errors
US200400833332. Okt. 200329. Apr. 2004Sandisk CorporationHybrid implementation for error correction codes within a non-volatile memory system
US200400833342. Okt. 200329. Apr. 2004Sandisk CorporationMethod and apparatus for managing the integrity of data in non-volatile memory system
US2004010531112. Nov. 20033. Juni 2004Raul-Adrian CerneaNon-volatile memory with improved sensing and method therefor
US2004011443713. Dez. 200217. Juni 2004Li Chi Nan BrianCompaction scheme in NVM
US200401608425. Sept. 200319. Aug. 2004Renesas Technology Corp.Semiconductor memory device suppressing peak current
US200402233718. Mai 200311. Nov. 2004Micron Technology, Inc.NAND flash memory with improved read and verification threshold uniformity
US2005000780212. Apr. 200413. Jan. 2005Gerpheide George E.Zero drift analog memory cell, array and method of operation
US2005001316516. Juni 200420. Jan. 2005Amir BanFlash memories with adaptive reference voltages
US2005002494116. Dez. 20033. Febr. 2005M-Systems Flash Disk Pioneers, Ltd.Method of archiving data
US2005002497826. Juli 20043. Febr. 2005M-Systems Flash Disk Pioneers Ltd.Method and system for optimizing reliability and performance of programming data in non-volatile memory devices
US200500307884. Aug. 200310. Febr. 2005Parkinson Ward D.Analog phase change memory
US2005008657416. Okt. 200321. Apr. 2005Fackenthal Richard E.Error correction for multi-level cell memory with overwrite capability
US200501214363. Dez. 20049. Juni 2005Fuji Photo Film Co., Ltd.Heating method for a band-shaped body and heating apparatus for a band-shaped body
US2005014436130. Dez. 200330. Juni 2005Gonzalez Carlos J.Adaptive mode switching of flash memory address mapping based on host usage characteristics
US2005015755521. Jan. 200421. Juli 2005Tsuyoshi OnoNonvolatile semiconductor memory device
US2005016291326. Jan. 200428. Juli 2005Jian ChenMethod of reading NAND memory to compensate for coupling between storage elements
US2005016905122. Febr. 20054. Aug. 2005Khalid Shahzad B.Writable tracking cells
US2005018964925. Apr. 20051. Sept. 2005Fujitsu LimitedLSI package, LSI element testing method, and semiconductor device manufacturing method
US2005021339322. Febr. 200529. Sept. 2005M-Systems Flash Disk Pioneers, Ltd.States encoding in multi-bit flash cells for optimizing error rate
US2005022485319. März 200313. Okt. 2005Narumi OhkawaSemiconductor device, manufacturing process thereof and imaging device
US2005024074517. Dez. 200427. Okt. 2005Sundar IyerHigh speed memory control and I/O processor system
US2005024362627. Okt. 20043. Nov. 2005M-Systems Flash Disk Pioneers Ltd.Refreshing data stored in a flash memory
US200600049528. Aug. 20055. Jan. 2006M-Systems Flash Disk Pioneers, Ltd.Method of managing a multi-bit-cell flash memory
US2006002887518. Aug. 20059. Febr. 2006M-Systems Flash Disk Pioneers, Ltd.Drift compensation in a flash memory
US2006002887719. Jan. 20059. Febr. 2006M-Systems Flash Disk Pioneers Ltd.Different numbers of bits per cell in non-volatile memory devices
US2006010119314. März 200511. Mai 2006M-Systems Flash Disk Pioneers, Ltd.States encoding in multi-bit flash cells for optimizing error rate
US2006010697215. Nov. 200418. Mai 2006Gorobets Sergey ACyclic flash memory wear leveling
US2006010713614. Dez. 200518. Mai 2006Gongwer Geoffrey SSmart verify for multi-state memories
US2006012975015. Dez. 200515. Juni 2006Samsung Electronics Co., Ltd.Method and apparatus for storing multimedia data in nonvolatile storage device in units of blocks
US2006013314122. Dez. 200422. Juni 2006Gorobets Sergey AErased sector detection mechanisms
US2006015618921. Dez. 200413. Juli 2006Andrew TomlinMethod for copying data in reprogrammable non-volatile memory
US200601793349. Febr. 200510. Aug. 2006International Business Machines CorporationDynamic power management via DIMM read operation limiter
US2006019069930. Dez. 200524. Aug. 2006Samsung Electronics Co., Ltd.Method, medium, and apparatus transforming addresses of discs in a disc drive
US2006020354629. Nov. 200514. Sept. 2006M-Systems Flash Disk Pioneers, Ltd.Method of achieving wear leveling in flash memory using relative grades
US2006021835922. März 200528. Sept. 2006Sigmatel, Inc.Method and system for managing multi-plane memory devices
US200602216925. Apr. 20055. Okt. 2006Jian ChenCompensating for coupling during read operations on non-volatile memory
US200602217056. Dez. 20055. Okt. 2006Hemink Gerrit JSoft programming non-volatile memory utilizing individual verification and additional soft programming of subsets of memory cells
US200602217145. Apr. 20055. Okt. 2006Yan LiRead operation for non-volatile storage that includes compensation for coupling
US2006023907713. Apr. 200626. Okt. 2006Park Ki-TaeNAND Flash Memory Device Having Dummy Memory cells and Methods of Operating Same
US200602390811. Mai 200626. Okt. 2006Micron Technology, Inc.NAND flash memory with read and verification threshold uniformity
US2006025662011. Mai 200516. Nov. 2006Micron Technology, Inc.Programming memory devices
US2006025662627. Juli 200616. Nov. 2006Werner Carl WIntegrated Circuit with Analog or Multilevel Storage Cells and User-Selectable Sampling Frequency
US2006025689117. Juli 200616. Nov. 2006Applied Microcircuits CorporationSystem for five-level non-causal channel equalization
US2006027174831. Mai 200530. Nov. 2006Intel CorporationPartial page scheme for memory technologies
US200602853921. Mai 200621. Dez. 2006Micron Technology, Inc.Selective slow programming convergence in a flash memory device
US2006028539617. Juni 200521. Dez. 2006Micron Technology, Inc.Program method with optimized voltage level for flash memory
US2007000601326. Juli 20064. Jan. 2007Simpletech, Inc.Solid-state memory device with protection against power failure
US2007001948120. Apr. 200625. Jan. 2007Park Chul WSemiconductor memories with block-dedicated programmable latency register
US200700335812. Aug. 20058. Febr. 2007Andrew TomlinSituation sensitive memory performance
US2007004731431. Aug. 20051. März 2007Micron Technology, Inc.Programming method for NAND EEPROM
US2007004732611. Okt. 20061. März 2007Micron Technology, Inc.Programming memory devices
US2007005053630. Aug. 20061. März 2007Cypress Semiconductor CorporationFlash drive fast wear leveling
US2007005844621. Dez. 200515. März 2007Hynix Semiconductor Inc.Erase and Program Method of Flash Memory Device for Increasing Program Speed of Flash Memory Device
US2007006150228. Dez. 200515. März 2007M-Systems Flash Disk Pioneers Ltd.Flash memory storage system and method
US2007006766717. Febr. 200622. März 2007Fujitsu LimitedWrite back method for RAID apparatus
US200700740936. Jan. 200629. März 2007M-Systems Flash Disk Pioneers Ltd.NAND flash memory controller exporting and NAND interface
US2007008623926. Jan. 200619. Apr. 2007M-Systems Flash Disk Pioneers, Ltd.Probabilistic error correction in multi-bit-per-cell flash memory
US2007008626013. Okt. 200519. Apr. 2007Sinclair Alan WMethod of storing transformed units of data in a memory system having fixed sized storage blocks
US2007008903411. Jan. 200619. Apr. 2007M-Systems Flash Disk Pioneers, Ltd.Method of error correction in MBC flash memory
US200700916775. Apr. 200626. Apr. 2007M-Systems Flash Disk Pioneers Ltd.Method for recovering from errors in flash memory
US2007009169416. Juni 200626. Apr. 2007Samsung Electronics Co., Ltd.Flash memory device capable of improving reliability
US200701039788. Nov. 200510. Mai 2007Conley Kevin MMemory with retargetable memory cell redundancy
US2007010398627. Dez. 200610. Mai 2007Jian ChenCompensating for coupling during read operations of non-volatile memory
US2007010421113. Nov. 200610. Mai 2007Broadcom CorporationInterleaved processing of dropped packets in a network device
US2007010984527. Dez. 200617. Mai 2007Jian ChenCompensating for coupling during read operations of non-volatile memory
US2007010984927. Dez. 200617. Mai 2007Jian ChenCompensating for coupling during read operations of non-volatile memory
US2007011572617. Okt. 200624. Mai 2007Guy CohenMethod, system and circuit for programing a non-volatile memory array
US2007011871322. Nov. 200524. Mai 2007Guterman Daniel CMemory system for legacy hosts
US2007014337821. Dez. 200521. Juni 2007Gorobets Sergey ANon-volatile memories with adaptive file handling in a directly mapped file storage system
US2007014353115. Dez. 200521. Juni 2007Atri Sunil RPower loss recovery for bit alterable memory
US2007015988918. Sept. 200612. Juli 2007Dong-Ku KangProgramming method for flash memory capable of compensating reduction of read margin between states due to hot temperature stress
US2007015989231. Aug. 200612. Juli 2007Dong-Ku KangProgramming method for flash memory capable of compensating reduction of read margin between states due to high temperature stress
US200701599077. Nov. 200612. Juli 2007Pan-Suk KwakMulti-chip package reducing peak power-up current
US200701688373. Apr. 200619. Juli 2007M-Systems Flash Disk Pioneers Ltd.Method for implementing error-correction codes in flash memory
US200701717148. Nov. 200626. Juli 2007Marvell International Ltd.Flash memory with coding and signal processing
US200701832101. Febr. 20079. Aug. 2007Choi Ki-HwanProgram method of flash memory capable of compensating read margin reduced due to charge loss
US2007018907316. Febr. 200616. Aug. 2007Micron Technology, Inc.Programming method to reduce gate coupling interference for non-volatile memory
US2007019560213. Apr. 200723. Aug. 2007Yupin FongReducing floating gate to floating gate coupling effect
US2007020642617. März 20066. Sept. 2007Nima MokhlesiSystem for performing read operation on non-volatile storage with compensation for coupling
US200702089043. März 20066. Sept. 2007Wu-Han HsiehWear leveling method and apparatus for nonvolatile memory
US2007022659922. Mai 200627. Sept. 2007Broadcom Corporation, A California CorporationSymbol by symbol map detection for signals corrupted by colored and/or signal dependent noise
US2007023699028. März 200611. Okt. 2007Micron Technology, Inc.Programming method to reduce word line to word line breakdown for NAND flash
US200702532494. Dez. 20061. Nov. 2007Sang-Gu KangMulti-bit nonvolatile memory device and related programming method
US2007025662010. Apr. 20078. Nov. 2007Autotether, Inc.Sailboat safety system for a person falling overboard
US2007026345530. März 200715. Nov. 2007Apple Inc.Iterative Memory Cell Charging Based on Reference Cell Value
US2007026623210. Nov. 200615. Nov. 2007Stephane RodgersMethod and System For Command Interface Protection To Achieve a Secure Interface
US2007027142422. März 200722. Nov. 2007Samsung Electronics Co., Ltd.Memory module, a memory system including a memory controller and a memory module and methods thereof
US200702800002. Aug. 20076. Dez. 2007Kabushiki Kaisha ToshibaMethod of writing data to a semiconductor memory device
US200702915718. Juni 200620. Dez. 2007Intel CorporationIncreasing the battery life of a mobile computing system in a reduced power state through memory compression
US2007029723431. Aug. 200727. Dez. 2007Raul-Adrian CerneaNon-Volatile Memory And Method With Bit Line To Bit Line Coupled Compensation
US200800103956. Juli 200610. Jan. 2008Nokia CorporationPerformance optimization in solid-state media
US200800251212. Okt. 200731. Jan. 2008Micron Technology, Inc.Method and apparatus for generating temperature-compensated read and verify operations in flash memories
US2008004353518. Aug. 200621. Febr. 2008Micron Technology, Inc.Method and system for minimizing number of programming pulses used to program rows of non-volatile memory cells
US2008004950412. Mai 200528. Febr. 2008Matsushita Electric Industrial Co., Ltd.Memory Control Circuit, Nonvolatile Storage Apparatus, and Memory Control Method
US2008004950631. Okt. 200728. Febr. 2008Guterman Daniel CAlternate Row-Based Reading and Writing for Non-Volatile Memory
US200800524469. Febr. 200728. Febr. 2008Sandisk Il Ltd.Logical super block mapping for NAND flash memory
US2008005599321. Sept. 20076. März 2008Micron Technology, Inc.System and memory for sequential multi-plane page memory operations
US2008008024328. Sept. 20073. Apr. 2008Kabushiki Kaisha ToshibaSemiconductor memory device
US2008008273028. Dez. 20063. Apr. 2008Samsung Electronics Co., Ltd.Multi-chip flash memory device and copy-back method thereof
US2008008912330. Aug. 200717. Apr. 2008Dong-Hyuk ChaeMethod for Programming a Multi-Level Non-Volatile Memory Device
US200801043096. Febr. 20071. Mai 2008Cheon Won-MoonFlash memory device with multi-level cells and method of writing data therein
US2008010431225. Okt. 20071. Mai 2008Sandisk Il Ltd.States encoding in multi-bit flash cells for optimizing error rate
US2008010959028. Dez. 20068. Mai 2008Samsung Electronics Co., Ltd.Flash memory system and garbage collection method thereof
US2008011501731. Okt. 200615. Mai 2008Jacobson Michael BDetection and correction of block-level data corruption in fault-tolerant data-storage systems
US200801234203. Nov. 200629. Mai 2008Yigal BrandmanNonvolatile Memory With Variable Read Threshold
US200801234262. Nov. 200629. Mai 2008Lutze Jeffrey WNon-volatile memory using multiple boosting modes for reduced program disturb
US2008012668627. Nov. 200729. Mai 2008Anobit Technologies Ltd.Memory power and performance management
US200801303413. Dez. 20075. Juni 2008Anobit Technologies Ltd.Adaptive programming of analog memory
US2008014811517. Dez. 200719. Juni 2008Anobit Technologies Ltd.High-speed programming of memory devices
US2008015161813. Juni 200726. Juni 2008Sandisk Il Ltd.Flash memory device and system with randomizing for suppressing errors
US2008015166719. Okt. 200726. Juni 2008Semiconductor Manufacturing International ( Shanghai) CorporationMethod for Decreasing Program Disturb in Memory Cells
US2008015895817. Dez. 20073. Juli 2008Anobit Technologies Ltd.Memory device with reduced reading
US2008018100124. Jan. 200831. Juli 2008Anobit TechnologiesMemory device with negative thresholds
US2008019865010. Mai 200721. Aug. 2008Anobit Technologies Ltd.Distortion Estimation And Cancellation In Memory Devices
US2008019865421. Apr. 200821. Aug. 2008Kabushiki Kaisha ToshibaSemiconductor memory device
US200802091161. Mai 200828. Aug. 2008Jason CaulkinsMulti-Processor Flash Memory Storage Device and Management System
US200802093045. Mai 200828. Aug. 2008International Business Machines CorporationConvolution-Encoded RAID with Trellis-Decode-Rebuild
US2008021579813. Juni 20074. Sept. 2008Sandisk Il Ltd.Randomizing for suppressing errors in a flash memory
US2008021905026. Febr. 200811. Sept. 2008Anobit Technologies Ltd.Reduction of back pattern dependency effects in memory devices
US200802390936. Mai 20082. Okt. 2008Lightsurf Technologies, Inc.Digital Camera Device Providing Improved Methodology for Rapidly Taking Successive Pictures
US2008023981228. März 20082. Okt. 2008Kabushiki Kaisha ToshibaNonvolatile semiconductor memory system
US2008025318819. Juni 200816. Okt. 2008Micron Technology, Inc.Programming method to reduce gate coupling interference for non-volatile memory
US20080253195 *8. Apr. 200816. Okt. 2008Yoshihiko KamataSemiconductor memory device which includes mos transistor having charge accumulation layer and control gate and data readout method thereof
US2008026326210. März 200823. Okt. 2008Anobit Technologies Ltd.Command interface for memory devices
US2008026367622. Jan. 200823. Okt. 2008Samsung Electronics Co., Ltd.System and method for protecting data information stored in storage
US2008027073014. Apr. 200830. Okt. 2008Sandisk Il Ltd.Method for efficient storage of metadata in flash memory
US2008028210612. Mai 200813. Nov. 2008Anobit Technologies LtdData storage with incremental redundancy
US2008028871425. Sept. 200720. Nov. 2008Sandisk Il LtdFile storage in a computer system with diverse storage media
US200900132336. Juli 20078. Jan. 2009Micron Technology, Inc.Error recovery storage along a nand-flash string
US2009002490510. Mai 200722. Jan. 2009Anobit Technologies Ltd.Combined distortion estimation and error correction coding for memory devices
US200900343371. Aug. 20075. Febr. 2009Seiichi AritomeMethod, apparatus, and system for improved read operation in memory
US2009004383129. Febr. 200812. Febr. 2009Mcm Portfolio LlcSmart Solid State Drive And Method For Handling Critical Files
US200900439516. Aug. 200812. Febr. 2009Anobit Technologies Ltd.Programming schemes for multi-level analog memory cells
US2009004923417. Jan. 200819. Febr. 2009Samsung Electronics Co., Ltd.Solid state memory (ssm), computer system including an ssm, and method of operating an ssm
US2009007376229. Aug. 200819. März 2009Samsung Electronics Co., Ltd.Methods of operating multi-bit flash memory devices and related systems
US2009008654228. Sept. 20072. Apr. 2009Dana LeeHigh Voltage Generation and Control in Source-Side Injection Programming of Non-Volatile Memory
US2009008948416. Jan. 20082. Apr. 2009Phison Electronics Corp.Data protection method for power failure and controller using the same
US200900919795. Okt. 20089. Apr. 2009Anobit TechnologiesReliable data storage in analog memory cells in the presence of temperature variations
US2009009493017. Apr. 200716. Apr. 2009Artur SchwoererWooden Lattice Girder for Construction
US2009010648523. Juli 200823. Apr. 2009Anobit Technologies Ltd.Reading analog memory cells using built-in multi-threshold commands
US2009011294931. Okt. 200730. Apr. 2009Microsoft CorporationCompressed storage management
US2009013275521. Nov. 200721. Mai 2009Micron Technology, Inc.Fault-tolerant non-volatile integrated circuit memory
US2009014460026. Nov. 20084. Juni 2009Anobit Technologies LtdEfficient re-read operations from memory devices
US2009015089410. Dez. 200711. Juni 2009Ming HuangNonvolatile memory (NVM) based solid-state disk (SSD) system for scaling and quality of service (QoS) by parallelizing command execution
US2009015795014. Dez. 200718. Juni 2009Robert David SelingerNAND flash module replacement for DRAM module
US2009015796411. Dez. 200818. Juni 2009Anobit Technologies Ltd.Efficient data storage in multi-plane memory devices
US2009015812611. Dez. 200818. Juni 2009Anobit Technologies LtdEfficient interference cancellation in analog memory cell arrays
US2009016852425. Dez. 20082. Juli 2009Anobit Technologies Ltd.Wear level estimation in analog memory cells
US200901722578. Apr. 20082. Juli 2009Pliant Technology, IncSystem and method for performing host initiated mass storage commands using a hierarchy of data structures
US200901722618. Apr. 20082. Juli 2009Pliant Technology, Inc.Multiprocessor storage controller
US200901931843. Apr. 200930. Juli 2009Super Talent Electronics Inc.Hybrid 2-Level Mapping Tables for Hybrid Block- and Page-Mode Flash-Memory System
US200901990743. Febr. 20096. Aug. 2009Anobit Technologies Ltd.Parameter estimation based on error correction code parity check equations
US2009020482430. Dez. 200813. Aug. 2009Lin Jason TSystem, method and memory device providing data scrambling compatible with on-chip copy operation
US2009020487221. Apr. 200913. Aug. 2009Super Talent Electronics Inc.Command Queuing Smart Storage Transfer Manager for Striping Data to Raw-NAND Flash Modules
US2009021365319. Febr. 200927. Aug. 2009Anobit Technologies LtdProgramming of analog memory cells using a single programming pulse per state transition
US2009021365423. Febr. 200927. Aug. 2009Anobit Technologies LtdProgramming analog memory cells for reduced variance after retention
US2009022559511. Mai 200910. Sept. 2009Mosaid Technologies IncorporatedFlash multi-level threshold distribution scheme
US200902287614. März 200910. Sept. 2009Anobit Technologies LtdEfficient readout from analog memory cells using data compression
US2009024087217. März 200924. Sept. 2009Anobit Technologies LtdMemory device with multiple-accuracy read commands
US200902655092. Juli 200922. Okt. 2009Micron Technology, Inc.Memory system and method having volatile and non-volatile memory devices at same hierarchical level
US2009030022727. Mai 20083. Dez. 2009Sandisk Il Ltd.Method of monitoring host activity
US2009032341230. Juni 200831. Dez. 2009Nima MokhlesiRead disturb mitigation in non-volatile memory
US2009032760826. Juni 200831. Dez. 2009Eschmann Michael KAccelerated resume from hibernation in a cached disk system
US2010001765025. Mai 200921. Jan. 2010Nanostar Corporation, U.S.ANon-volatile memory data storage system with reliability management
US201000340228. Aug. 200811. Febr. 2010Deepanshu DuttaCompensating for coupling during read operations in non-volatile storage
US2010005797626. Aug. 20084. März 2010Menahem LasserMultiple performance mode memory system
US2010006115129. Dez. 200811. März 2010Toru MiwaMulti-pass programming for memory with reduced data storage requirement
US2010008288326. Febr. 20091. Apr. 2010Ming-Dar ChenHybrid density memory system and control method thereof
US2010008324726. Sept. 20081. Apr. 2010Netapp, Inc.System And Method Of Providing Multiple Virtual Machines With Shared Access To Non-Volatile Solid-State Memory Using RDMA
US201001105804. Sept. 20096. Mai 2010Kabushiki Kaisha ToshibaMagnetic disk device
US2010012408815. Nov. 200920. Mai 2010Anobit Technologies LtdStorage at m bits/cell density in n bits/cell analog memory cell devices, m>n
US2010013169723. Nov. 200827. Mai 2010Sandisk Il Ltd.Methods for tag-grouping of blocks in storage devices
US2010013182716. Apr. 200827. Mai 2010Anobit Technologies LtdMemory device with internal signap processing unit
US201001422689. Febr. 201010. Juni 2010Micron Technology, Inc.Programming method to reduce gate coupling interference for non-volatile memory
US2010014227729. Juni 200910. Juni 2010Yang Chang WonPage buffer circuit, nonvolatile memory device including the page buffer circuit, and method of operating the nonvolatile memory device
US2010015767511. März 201024. Juni 2010Anobit Technologies LtdProgramming orders for reducing distortion in arrays of multi-level analog memory cells
US2010016568930. Dez. 20091. Juli 2010Anobit Technologies LtdRejuvenation of analog memory cells
US2010016954715. März 20091. Juli 2010Silicon Motion, Inc.Method for preventing data loss during solder reflow process and memory device using the same
US2010016974331. Dez. 20081. Juli 2010Andrew Wayne VoganError correction in a solid state disk
US201001748475. Jan. 20098. Juli 2010Alexander PaleyNon-Volatile Memory and Method With Write Cache Partition Management Methods
US2010019539012. Apr. 20105. Aug. 2010Anobit Technologies LtdMemory device with negative thresholds
US2010019915012. Okt. 20085. Aug. 2010Anobit Technologies LtdData Storage In Analog Memory Cell Arrays Having Erase Failures
US2010021180312. Apr. 201019. Aug. 2010Ternarylogic LlcMulti-Valued Scrambling and Descrambling of Digital Data on Optical Disks and Other Storage Media
US2010022050928. Febr. 20102. Sept. 2010Anobit Technologies LtdSelective Activation of Programming Schemes in Analog Memory Cell Arrays
US201002205104. Nov. 20082. Sept. 2010Anobit Technologies LtdOptimized Selection of Memory Chips in Multi-Chips Memory Devices
US2010025083622. März 201030. Sept. 2010Anobit Technologies LtdUse of Host System Resources by Memory Controller
US201002872177. Apr. 201011. Nov. 2010Google Inc.Host control of background garbage collection in a data storage device
US201100104892. Sept. 200913. Jan. 2011Phison Electronics Corp.Logical block management method for a flash memory and control circuit storage system using the same
US2011006096915. Nov. 201010. März 2011Marvell International Ltd.Method and system for error correction in flash memory
US2011006679314. Sept. 201017. März 2011Gregory BurdImplementing RAID In Solid State Memory
US2011007548229. Sept. 200931. März 2011Zac ShepardMaintaining integrity of preloaded content in non-volatile memory during surface mounting
US2011010704930. Juli 20105. Mai 2011Samsung Electronics Co., Ltd.Method and apparatus adapted to prevent code data from being lost in solder reflow
US2011014965730. Juni 200923. Juni 2011Haratsch Erich FMethods and Apparatus for Write-Side Intercell Interference Mitigation in Flash Memories
US201101998235. Okt. 200918. Aug. 2011Sandisk Il Ltd.Preloading data into a flash storage device
US201103023542. Juni 20108. Dez. 2011Conexant Systems, Inc.Systems and methods for reliable multi-level cell flash storage
EP0783754B122. Sept. 199511. Juli 2001Intel CorporationSensing state of a memory by variable gate voltage
EP1434236B13. März 200028. Dez. 2005Oki Electric Industry Co. Ltd., Legal & Intellectual Property DivisionSemiconductor memory device generating accurate internal reference voltage
EP1605509A119. März 200314. Dez. 2005Fujitsu LimitedSemiconductor device, process for producing the same and imaging device
WO1996010256A122. Sept. 19954. Apr. 1996Intel CorporationSensing state of a memory by variable gate voltage
WO1998028745A123. Okt. 19972. Juli 1998Intel CorporationNonvolatile writeable memory with fast programming capability
WO2002100112A13. Juni 200112. Dez. 2002Seelive Ltd.System and method for rapid video compression
WO2003100791A112. Mai 20034. Dez. 2003Sandisk CorporationIncreasing the effectiveness of error correction codes and operating multi-level memory systems by using information about the quality of the stored data
WO2007046084A215. Okt. 200626. Apr. 2007Ramot At Tel-Aviv University Ltd.Probabilistic error correction in multi-bit-per-cell flash memory
WO2007132452A210. Mai 200722. Nov. 2007Anobit TechnologiesReducing programming error in memory devices
WO2007132453A210. Mai 200722. Nov. 2007Anobit Technologies Ltd.Distortion estimation and cancellation in memory devices
WO2007132456A210. Mai 200722. Nov. 2007Anobit Technologies Ltd.Memory device with adaptive capacity
WO2007132457A210. Mai 200722. Nov. 2007Anobit Technologies Ltd.Combined distortion estimation and error correction coding for memory devices
WO2007132458A210. Mai 200722. Nov. 2007Anobit Technologies Ltd.Memory device programming using combined shaping and linear spreading
WO2007146010A26. Juni 200721. Dez. 2007Micron Technology, Inc.Programming a non-volatile memory device
WO2008026203A227. Aug. 20076. März 2008Anobit TechnologiesEstimation of non-linear distortion in memory devices
WO2008053472A230. Okt. 20078. Mai 2008Anobit Technologies Ltd.Reading memory cells using multiple thresholds
WO2008053473A230. Okt. 20078. Mai 2008Anobit Technologies Ltd.Memory cell readout using successive approximation
WO2008068747A23. Dez. 200712. Juni 2008Anobit Technologies Ltd.Automatic defect management in memory devices
WO2008077284A127. Dez. 20063. Juli 2008Intel CorporationInitiative wear leveling for non-volatile memory
WO2008083131A224. Dez. 200710. Juli 2008Sandisk CorporationMethod for programming with initial programming voltage based on trial
WO2008099958A113. Febr. 200821. Aug. 2008Kabushiki Kaisha ToshibaMethod of writing data into semiconductor memory and memory controller
WO2008111058A211. März 200818. Sept. 2008Anobit Technologies Ltd.Adaptive estimation of memory cell read thresholds
WO2008124760A29. Apr. 200816. Okt. 2008Sandisk CorporationNon-volatile memory and method for predictive programming
WO2008139441A216. Apr. 200820. Nov. 2008Anobit Technologies Ltd.Memory device with internal signal processing unit
WO2009037691A23. Sept. 200826. März 2009Anobit TechnologiesProgramming orders for reducing distortion in arrays of multi-level analog memory cells
WO2009037697A217. Sept. 200826. März 2009Densbits Technologies Ltd.Improved systems and methods for determining logical values of coupled flash memory cells
WO2009038961A22. Sept. 200826. März 2009Sandisk CorporationNonvolatile memory and method for compensating during programming for perturbing charges of neighboring cells
WO2009050703A212. Okt. 200823. Apr. 2009Anobit TechnologiesData storage in analog memory cell arrays having erase failures
WO2009053961A217. Sept. 200830. Apr. 2009Densbits Technologies Ltd.Systems and methods for multiple coding rates in flash devices
WO2009053962A217. Sept. 200830. Apr. 2009Densbits Technologies Ltd.Systems and methods for averaging error rates in non-volatile devices and storage systems
WO2009053963A217. Sept. 200830. Apr. 2009Densbits Technologies Ltd.Methods for adaptively programming flash memory devices and flash memory systems incorporating same
WO2009063450A24. Nov. 200822. Mai 2009Anobit TechnologiesOptimized selection of memory units in multi-unit memory devices
WO2009072100A217. Sept. 200811. Juni 2009Densbits Technologies Ltd.Systems and methods for temporarily retiring memory portions
WO2009072101A217. Sept. 200811. Juni 2009Densbits Technologies Ltd.Apparatus and methods for generating row-specific reading thresholds in flash memory
WO2009072102A217. Sept. 200811. Juni 2009Densbits Technologies Ltd.System and methods employing mock thresholds to generate actual reading thresholds in flash memory devices
WO2009072103A217. Sept. 200811. Juni 2009Densbits Technologies Ltd.Flash memory apparatus and methods using a plurality of decoding stages including optional use of concatenated bch codes
WO2009072104A217. Sept. 200811. Juni 2009Densbits Technologies Ltd.Flash memory device with physical cell value deterioration accommodation and methods useful in conjunction therewith
WO2009072105A217. Sept. 200811. Juni 2009Densbits Technologies Ltd.A low power chien-search based bch/rs decoding system for flash memory
WO2009074978A217. Sept. 200818. Juni 2009Densbits Technologies Ltd.Systems and methods for error correction and decoding on multi-level physical media
WO2009074979A217. Sept. 200818. Juni 2009Densbits Technologies Ltd.Chien-search system employing a clock-gating scheme to save power for error correction decoder and other applications
WO2009078006A217. Sept. 200825. Juni 2009Densbits Technologies Ltd.Apparatus for coding at a plurality of rates in multi-level flash memory systems, and methods useful in conjunction therewith
WO2009095902A217. Sept. 20086. Aug. 2009Densbits Technologies Ltd.Systems and methods for handling immediate data errors in flash memory
WO2011024015A125. Aug. 20093. März 2011Sandisk Il Ltd.Restoring data into a flash storage device
Nichtpatentzitate
Referenz
1Agrell et al., "Closest Point Search in Lattices", IEEE Transactions on Information Theory, vol. 48, No. 8, pp. 2201-2214, Aug. 2002.
2Ankolekar et al., "Multibit Error-Correction Methods for Latency-Constrained Flash Memory Systems", IEEE Transactions on Device and Materials Reliability, vol. 10, No. 1, pp. 33-39, Mar. 2010.
3Berman et al., "Mitigating Inter-Cell Coupling Effects in MLC NAND Flash via Constrained Coding", Flash Memory Summit, Santa Clara, USA, Aug. 19, 2010.
4Bez et al., "Introduction to Flash memory", Proceedings of the IEEE, vol. 91, No. 4, pp. 489-502, Apr. 2003.
5Blahut, R.E., "Theory and Practice of Error Control Codes," Addison-Wesley, May 1984, section 3.2, pp. 47-48.
6Budilovsky et al., "Prototyping a High-Performance Low-Cost Solid-State Disk", SYSTOR-The 4th Annual International Systems and Storage Conference, Haifa, Israel, May 30-Jun. 1, 2011.
7Budilovsky et al., "Prototyping a High-Performance Low-Cost Solid-State Disk", SYSTOR—The 4th Annual International Systems and Storage Conference, Haifa, Israel, May 30-Jun. 1, 2011.
8Chang, L., "Hybrid Solid State Disks: Combining Heterogeneous NAND Flash in Large SSDs", ASPDAC, Jan. 2008.
9Chinese Application # 200780026181.3 Official Action dated Apr. 8, 2011.
10Chinese Patent Application # 200780026094.8 Official Action dated Feb. 2, 2012.
11Chinese Patent Application # 200780026181.3 Official Action dated Mar. 7, 2012.
12Chinese Patent Application # 200780040493.X Official Action dated Jun. 15, 2011.
13Cho et al., "Multi-Level NAND Flash Memory with Non-Uniform Threshold Voltage Distribution," IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, Feb. 5-7, 2001, pp. 28-29 and 424.
14Compaq et al., "Universal Serial Bus Specification", revision 2.0, Apr. 27, 2000.
15Conway et al., "Sphere Packings, Lattices and Groups", 3rd edition, chapter 4, pp. 94-135, Springer, New York, USA 1998.
16Databahn(TM), "Flash memory controller IP", Denali Software, Inc., 1994 https://www.denali.com/en/products/databahn-flash.jsp.
17Databahn™, "Flash memory controller IP", Denali Software, Inc., 1994 https://www.denali.com/en/products/databahn—flash.jsp.
18Datalight, Inc., "FlashFX Pro 3.1 High Performance Flash Manager for Rapid Development of Reliable Products", Nov. 16, 2006.
19Duann, N., Silicon Motion Presentation "SLC & MLC Hybrid", Flash Memory Summit, Santa Clara, USA, Aug. 2008.
20Eitan et al., "Can NROM, a 2-bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?", Proceedings of the 1999 International Conference on Solid State Devices and Materials (SSDM), pp. 522-524, Tokyo, Japan 1999.
21Eitan et al., "Multilevel Flash Cells and their Trade-Offs", Proceedings of the 1996 IEEE International Electron Devices Meeting (IEDM), pp. 169-172, New York, USA 1996.
22Engh et al., "A self adaptive programming method with 5 mV accuracy for multi-level storage in FLASH", pp. 115-118, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, May 12-15, 2002.
23Engineering Windows 7, "Support and Q&A for Solid-State Drives", e7blog, May 5, 2009.
24Goodman et al., "On-Chip ECC for Multi-Level Random Access Memories," Proceedings of the IEEE/CAM Information Theory Workshop, Ithaca, USA, Jun. 25-29, 1989.
25Gotou, H., "An Experimental Confirmation of Automatic Threshold Voltage Convergence in a Flash Memory Using Alternating Word-Line Voltage Pulses", IEEE Electron Device Letters, vol. 18, No. 10, pp. 503-505, Oct. 1997.
26Han et al., "An Intelligent Garbage Collection Algorithm for Flash Memory Storages", Computational Science and Its Applications-ICCSA 2006, vol. 3980/2006, pp. 1019-1027, Springer Berlin / Heidelberg, Germany, May 11, 2006.
27Han et al., "An Intelligent Garbage Collection Algorithm for Flash Memory Storages", Computational Science and Its Applications—ICCSA 2006, vol. 3980/2006, pp. 1019-1027, Springer Berlin / Heidelberg, Germany, May 11, 2006.
28Han et al., "CATA: A Garbage Collection Scheme for Flash Memory File Systems", Ubiquitous Intelligence and Computing, vol. 4159/2006, pp. 103-112, Springer Berlin / Heidelberg, Aug. 25, 2006.
29Hong et al., "NAND Flash-based Disk Cache Using SLC/MLC Combined Flash Memory", 2010 International Workshop on Storage Network Architecture and Parallel I/Os, pp. 21-30, USA, May 3, 2010.
30Horstein, "On the Design of Signals for Sequential and Nonsequential Detection Systems with Feedback," IEEE Transactions on Information Theory IT-12:4 (Oct. 1966), pp. 448-455.
31How to Resolve Bad Super Block: Magic Number Wrong in BSD, Free Online Articles Director ARTICLE BASE, posted Sep. 5, 2009.
32Huffman, A., "Non-Volatile Memory Host Controller Interface (NVMHCI)", Specification 1.0, Apr. 14, 2008.
33International Application PCT/IL2007/000575 Search Report dated May 30, 2008.
34International Application PCT/IL2007/000576 Search Report dated Jul. 7, 2008.
35International Application PCT/IL2007/000579 Search report dated Jul. 3, 2008.
36International Application PCT/IL2007/000580 Search Report dated Sep. 11, 2008.
37International Application PCT/IL2007/000581 Search Report dated Aug. 25, 2008.
38International Application PCT/IL2007/001059 Search report dated Aug. 7, 2008.
39International Application PCT/IL2007/001315 search report dated Aug. 7, 2008.
40International Application PCT/IL2007/001316 Search report dated Jul. 22, 2008.
41International Application PCT/IL2007/001488 Search report dated Jun. 20, 2008.
42International Application PCT/IL2008/000329 Search report dated Nov. 25, 2008.
43International Application PCT/IL2008/000519 Search report dated Nov. 20, 2008.
44International Application PCT/IL2008/001188 Search Report dated Jan. 28, 2009.
45International Application PCT/IL2008/001356 Search Report dated Feb. 3, 2009.
46International Application PCT/IL2008/001446 Search report dated Feb. 20, 2009.
47JEDEC Standard JESD84-C44, "Embedded MultiMediaCard (eMMC) Mechanical Standard, with Optional Reset Signal", Jedec Solid State Technology Association, USA, Jul. 2009.
48Jedec, "UFS Specification", version 0.1, Nov. 11, 2009.
49Jung et al., in "A 117 mm.sup.2 3.3V Only 128 Mb Multilevel NAND Flash Memory for Mass Storage Applications," IEEE Journal of Solid State Circuits, (11:31), Nov. 1996, pp. 1575-1583.
50Kang et al., "A Superblock-based Flash Translation Layer for NAND Flash Memory", Proceedings of the 6th ACM & IEEE International Conference on Embedded Software, pp. 161-170, Seoul, Korea, Oct. 22-26, 2006.
51Kawaguchi et al. 1995. A flash-memory based file system. In Proceedings of the USENIX 1995 Technical Conference , New Orleans, Louisiana. 155-164.
52Kim et al., "Future Memory Technology including Emerging New Memories", Proceedings of the 24th International Conference on Microelectronics (MIEL), vol. 1, pp. 377-384, Nis, Serbia and Montenegro, May 16-19, 2004.
53Kim et al., "Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding", Proceedings of the 40th Annual ACM/IEEE International Symposium on Microarchitecture (MICRO-40), Chicago, USA, Dec. 1-5, 2007.
54Lee et al., "Effects of Floating Gate Interference on NAND Flash Memory Cell Operation", IEEE Electron Device Letters, vol. 23, No. 5, pp. 264-266, May 2002.
55Maayan et al., "A 512 Mb NROM Flash Data Storage Memory with 8 Mb/s Data Rate", Proceedings of the 2002 IEEE International Solid-State circuits Conference (ISSCC 2002), pp. 100-101, San Francisco, USA, Feb. 3-7, 2002.
56Micron Technology Inc., "Memory Management in NAND Flash Arrays", Technical Note, year 2005.
57Mielke et al., "Recovery Effects in the Distributed Cycling of Flash Memories", IEEE 44th Annual International Reliability Physics Symposium, pp. 29-35, San Jose, USA, Mar. 2006.
58Numonyx, "M25PE16: 16-Mbit, page-erasable serial flash memory with byte-alterability, 75 MHz SPI bus, standard pinout", Apr. 2008.
59NVM Express Protocol, "NVM Express", Revision 1.0b, Jul. 12, 2011.
60Onfi, "Open NAND Flash Interface Specification," revision 1.0, Dec. 28, 2006.
61Panchbhai et al., "Improving Reliability of NAND Based Flash Memory Using Hybrid SLC/MLC Device", Project Proposal for CSci 8980-Advanced Storage Systems, University of Minnesota, USA, Spring 2009.
62Panchbhai et al., "Improving Reliability of NAND Based Flash Memory Using Hybrid SLC/MLC Device", Project Proposal for CSci 8980—Advanced Storage Systems, University of Minnesota, USA, Spring 2009.
63Park et al., "Sub-Grouped Superblock Management for High-Performance Flash Storages", IEICE Electronics Express, vol. 6, No. 6, pp. 297-303, Mar. 25, 2009.
64Phison Electronics Corporation, "PS8000 Controller Specification (for SD Card)", revision 1.2 Document No. S-07018, Mar. 28, 2007.
65SAS Protocol, "Information Technology-Serial Attached SCSI-2 (SAS-2)", INCITS document T10/1760-D, revision 15a, Feb. 22, 2009.
66SAS Protocol, "Information Technology—Serial Attached SCSI—2 (SAS-2)", INCITS document T10/1760-D, revision 15a, Feb. 22, 2009.
67SCSI Protocol, "Information Technology-SCSI Architecture Model-5 (SAM-5)", INCITS document T10/2104-D, revision 01, Jan. 28, 2009.
68SCSI Protocol, "Information Technology—SCSI Architecture Model—5 (SAM-5)", INCITS document T10/2104-D, revision 01, Jan. 28, 2009.
69SD Group and SD Card Association, "SD Specifications Part 1 Physical Layer Specification", version 3.01, draft 1.00, Nov. 9, 2009.
70Serial ATA International Organization, "Serial ATA Revision 3.0 Specification", Jun. 2, 2009.
71Shalvi, et al., "Signal Codes," Proceedings of the 2003 IEEE Information Theory Workshop (ITW'2003), Paris, France, Mar. 31-Apr. 4, 2003.
72Shiozaki, A., "Adaptive Type-II Hybrid Broadcast ARQ System", IEEE Transactions on Communications, vol. 44, Issue 4, pp. 420-422, Apr. 1996.
73ST Microelectronics, "Bad Block Management in NAND Flash Memories", Application note AN-1819, Geneva, Switzerland, May 2004.
74ST Microelectronics, "Wear Leveling in Single Level Cell NAND Flash Memories," Application note AN-1822 Geneva, Switzerland, Feb. 2007.
75Suh et al., "A 3.3V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme", IEEE Journal of Solid-State Circuits, vol. 30, No. 11, pp. 1149-1156, Nov. 1995.
76Super User Forums, "SD Card Failure, can't read superblock", posted Aug. 8, 2010.
77Takeuchi et al., "A Double Level VTH Select Gate Array Architecture for Multi-Level NAND Flash Memories", Digest of Technical Papers, 1995 Symposium on VLSI Circuits, pp. 69-70, Jun. 8-10, 1995.
78Takeuchi et al., "A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories", IEEE Journal of Solid State Circuits, vol. 33, No. 8, Aug. 1998.
79U.S. Appl. No. 11/945,575 Official Action dated Aug. 24, 2010.
80U.S. Appl. No. 11/949,135 Official Action dated Oct. 2, 2009.
81U.S. Appl. No. 11/957,970 Official Action dated May 20, 2010.
82U.S. Appl. No. 11/995,801 Official Action dated Oct. 15, 2010.
83U.S. Appl. No. 11/995,812 Office Action dated Oct. 28, 2011.
84U.S. Appl. No. 11/995,813 Official Action dated Jun. 16, 2011.
85U.S. Appl. No. 11/995,814 Official Action dated Dec. 17, 2010.
86U.S. Appl. No. 12/019,011 Official Action dated Nov. 20, 2009.
87U.S. Appl. No. 12/037,487 Office Action dated Jan. 3, 2012.
88U.S. Appl. No. 12/037,487 Official Action dated Oct. 3, 2011.
89U.S. Appl. No. 12/045,520 Official Action dated Nov. 16, 2010.
90U.S. Appl. No. 12/063,544 Office Action dated Dec. 14, 2011.
91U.S. Appl. No. 12/119,069 Office Action dated Nov. 14, 2011.
92U.S. Appl. No. 12/171,797 Official Action dated Aug. 25, 2010.
93U.S. Appl. No. 12/178,318 Official Action dated May 31, 2011.
94U.S. Appl. No. 12/186,867 Office Action dated Jan. 17, 2012.
95U.S. Appl. No. 12/251,471 Official Action dated Jan. 3, 2011.
96U.S. Appl. No. 12/251,471, filed Oct. 15, 2008.
97U.S. Appl. No. 12/323,544 Office Action dated Dec. 13, 2011.
98U.S. Appl. No. 12/323,544 Official Action dated Mar. 9, 2012.
99U.S. Appl. No. 12/332,368 Office Action dated Nov. 10, 2011.
100U.S. Appl. No. 12/332,370 Official Action dated Mar. 8, 2012.
101U.S. Appl. No. 12/344,233 Official Action dated Jun. 24, 2011.
102U.S. Appl. No. 12/388,528 Official Action dated Nov. 29, 2010.
103U.S. Appl. No. 12/405,275 Official Action dated Jul. 29, 2011.
104U.S. Appl. No. 12/497,707 Official Action dated Sep. 15, 2010.
105U.S. Appl. No. 12/522,175 Official Action dated Mar. 27, 2012.
106U.S. Appl. No. 12/534,893, filed Aug. 4, 2009.
107U.S. Appl. No. 12/534,898 Official Action dated Mar. 23, 2011.
108U.S. Appl. No. 12/534,898, filed Aug. 4, 2009.
109U.S. Appl. No. 12/551,567 Office Action dated Oct. 27, 2011.
110U.S. Appl. No. 12/551,567, filed Sep. 1, 2009.
111U.S. Appl. No. 12/551,583, filed Sep. 1, 2009.
112U.S. Appl. No. 12/558,528, filed Sep. 13, 2009.
113U.S. Appl. No. 12/579,430, filed Oct. 15, 2009.
114U.S. Appl. No. 12/579,432 Official Action dated Feb. 29, 2012.
115U.S. Appl. No. 12/579,432, filed Oct. 15, 2009.
116U.S. Appl. No. 12/607,078, filed Oct. 28, 2009.
117U.S. Appl. No. 12/607,085 Official Action dated Mar. 28, 2012.
118U.S. Appl. No. 12/607,085, filed Oct. 28, 2009.
119U.S. Appl. No. 12/649,358, filed Dec. 30, 2009.
120U.S. Appl. No. 12/649,360 Official Action dated Aug. 9, 2011.
121U.S. Appl. No. 12/649,360, filed Dec. 30, 2009.
122U.S. Appl. No. 12/649,382 Office Action dated Jan. 6, 2012.
123U.S. Appl. No. 12/688,883, filed Jan. 17, 2010.
124U.S. Appl. No. 12/728,296, filed Mar. 22, 2010.
125U.S. Appl. No. 12/758,003, filed Apr. 11, 2010.
126U.S. Appl. No. 12/822,207, filed Jun. 24, 2010.
127U.S. Appl. No. 12/880,101, filed Sep. 12, 2010.
128U.S. Appl. No. 12/890,724, filed Sep. 27, 2010.
129U.S. Appl. No. 12/963,649, filed Dec. 9, 2010.
130U.S. Appl. No. 12/987,174, filed Jan. 10, 2011.
131U.S. Appl. No. 12/987,175, filed Jan. 10, 2011.
132U.S. Appl. No. 13/021,754, filed Feb. 6, 2011.
133U.S. Appl. No. 13/047,822, filed Mar. 15, 2011.
134U.S. Appl. No. 13/069,406, filed Mar. 23, 2011.
135U.S. Appl. No. 13/088,361, filed Apr. 17, 2011.
136U.S. Appl. No. 13/114,049 Official Action dated Sep. 12, 2011.
137U.S. Appl. No. 13/114,049, filed May 24, 2011.
138U.S. Appl. No. 13/171,467, filed Jun. 29, 2011.
139U.S. Appl. No. 13/176,761, filed Jul. 6, 2011.
140U.S. Appl. No. 13/192,495, filed Jul. 28, 2011.
141U.S. Appl. No. 13/192,501, filed Jul. 28, 2011.
142U.S. Appl. No. 13/192,504, filed Jul. 28, 2011.
143U.S. Appl. No. 13/192,852, filed Aug. 2, 2011.
144U.S. Appl. No. 13/214,257, filed Aug. 22, 2011.
145U.S. Appl. No. 13/231,963, filed Sep. 14, 2011.
146U.S. Appl. No. 13/239,408, filed Sep. 22, 2011.
147U.S. Appl. No. 13/239,411, filed Sep. 22, 2011.
148U.S. Appl. No. 13/284,909, filed Oct. 30, 2011.
149U.S. Appl. No. 13/284,913, filed Oct. 30, 2011.
150U.S. Appl. No. 13/338,335, filed Dec. 28, 2011.
151U.S. Appl. No. 13/355,536, filed Jan. 22, 2012.
152U.S. Appl. No. U.S. Appl. No. 12/618,732 Office Action dated Nov. 4, 2011.
153UBUNTU Forums, "Memory Stick Failed IO Superblock", posted Nov. 11, 2009.
154US 7,161,836, 01/2007, Wan et al. (withdrawn)
155Wei, L., "Trellis-Coded Modulation With Multidimensional Constellations", IEEE Transactions on Information Theory, vol. IT-33, No. 4, pp. 483-501, Jul. 1987.
156Wu et al., "eNVy: A non-Volatile, Main Memory Storage System", Proceedings of the 6th International Conference on Architectural support for programming languages and operating systems, pp. 86-87, San Jose, USA, 1994.
Referenziert von
Zitiert von PatentEingetragen Veröffentlichungsdatum Antragsteller Titel
US8792281 *21. Aug. 201229. Juli 2014Apple Inc.Read threshold estimation in analog memory cells using simultaneous multi-voltage sense
US9349467 *28. Juli 201424. Mai 2016Apple Inc.Read threshold estimation in analog memory cells using simultaneous multi-voltage sense
US937809016. Juni 201428. Juni 2016Seagate Technology LlcCell-to-cell program interference aware data recovery when ECC fails with an optimum read reference voltage
US958318427. Mai 201528. Febr. 2017International Business Machines CorporationEstimation of level-thresholds for memory cells
US9589673 *28. Jan. 20157. März 2017SK Hynix Inc.Estimation of an optimal read threshold using symmetry
US964576317. Febr. 20149. Mai 2017Seagate Technology LlcFramework for balancing robustness and latency during collection of statistics from soft reads
US98121939. Sept. 20147. Nov. 2017SK Hynix Inc.Threshold estimation using bit flip counts and minimums
US20140355341 *28. Juli 20144. Dez. 2014Apple Inc.Read threshold estimation in analog memory cells using simultaneous multi-voltage sense
Klassifizierungen
US-Klassifikation365/185.03, 365/185.09, 365/185.24, 365/185.22
Internationale KlassifikationG11C11/34
UnternehmensklassifikationG11C2211/5634, G11C16/26, G11C11/5642, G11C27/005
Juristische Ereignisse
DatumCodeEreignisBeschreibung
28. Juni 2011ASAssignment
Owner name: ANOBIT TECHNOLOGIES LTD., ISRAEL
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PERLMUTTER, URI;WINTER, SHAI;GURGI, EYAL;AND OTHERS;SIGNING DATES FROM 20110531 TO 20110615;REEL/FRAME:026510/0438
19. Juni 2012ASAssignment
Owner name: APPLE INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ANOBIT TECHNOLOGIES LTD.;REEL/FRAME:028399/0733
Effective date: 20120601
29. Dez. 2016FPAYFee payment
Year of fee payment: 4