US9720865B1 - Bus sharing scheme - Google Patents
Bus sharing scheme Download PDFInfo
- Publication number
- US9720865B1 US9720865B1 US14/540,238 US201414540238A US9720865B1 US 9720865 B1 US9720865 B1 US 9720865B1 US 201414540238 A US201414540238 A US 201414540238A US 9720865 B1 US9720865 B1 US 9720865B1
- Authority
- US
- United States
- Prior art keywords
- analog
- digital
- routing
- pads
- lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1731—Optimisation thereof
- H03K19/1732—Optimisation thereof by limitation or reduction of the pin/gate ratio
Definitions
- This disclosure relates generally to analog circuits, and more particularly to sharing buses in the analog domain.
- Buses having a plurality of lines connect circuit components to each other, as well as to input and output ports. Utilizing one line for each possible interconnection can result in a great number of lines. Each line consumes device space, i.e., real estate, both for the line itself and for spacing around the line.
- transmission gates selectively connect a plurality of General Purpose Input Output (GPIO) pads to a bus line of an analog bus. Alternating selective connections between the transmission gates allows the GPIO pads to share the bus line, saving real estate in an embodiment.
- the transmission gates may also be controlled in other ways to provide dynamic configuration of the circuit, such as connecting the GPIO pads to each other over the bus line.
- FIG. 1A shows a system utilizing a plurality of switches to share analog lines between I/O ports in an embodiment.
- FIG. 1B shows a variation of the system of FIG. 1A utilizing a plurality of switches to share analog and digital lines between I/O ports in an embodiment.
- FIG. 1C illustrates examples of the switching components located on the analog lines of the system shown in FIGS. 1A and 1B in an embodiment.
- FIG. 1D illustrates an alternative example of the switching component located on the digital lines of the system shown in FIG. 1B in an embodiment.
- FIG. 2 shows a system similar to the system shown in FIG. 1A but having additional switching components in an embodiment.
- FIG. 3 shows a system utilizing a plurality of bus networks in an electronic device in an embodiment.
- FIG. 4A shows a system similar to the system shown in FIG. 3 but having additional switching components in an embodiment.
- FIG. 4B shows a variation of the system of FIG. 4A in an embodiment.
- FIGS. 5A and 5B (collectively referred to as “ FIG. 5 ” hereinafter) show partial views that together form a single complete view that shows an example circuit utilizing a bus sharing scheme in an embodiment.
- FIG. 1A shows a system 100 utilizing a plurality of switches to share analog lines between I/O ports in an embodiment.
- the example system 100 has a plurality of GPIO pads selectively connected to each bus line.
- the pads 2 A and 3 A are both selectively connected to bus line 11 via transmission gates 4 A and 5 A respectively.
- the bus lines can be connected to analog components such as, but not limited to, ADCs, DACs, comparators, etc.
- bus lines are specified.
- four bus lines are used for the eight GPIO pads 2 A- 2 D and 3 A-D due to the switching scheme.
- bus line 11 can be used by either of the pads 2 A or 3 A, at any given time.
- one bus line is connected to multiple ports simultaneously.
- both switches 4 A and 5 A can be closed at the same time to connect bus line 11 to both pads 2 A and 3 A.
- both switches 4 A and 5 A can be simultaneously opened to disconnect both of these pads 2 A and 3 A. This could be used to free up the bus line 11 to send signals between internal components 15 (either analog or digital or both) that are also selectively connected to the bus line 11 .
- the bus line 11 is not only shared between I/O ports, but also can be shared with internal components 15 using the switching scheme.
- switches can be added at the dashed box 66 . These switches, if added, break each of the bus lines 11 - 14 into sub bus lines that can be combined by closing a respective one of the switching components of dashed box 66 . Such switches could allow, for example, pads 2 A and 3 A to connect to different sub bus lines at one time, but connect to each other through joined sub bus lines at another time.
- the transmission gates 4 A-D and 5 A- 5 D can be controlled in any known fashion.
- registers could be arranged for each gate and set or unset according to a request (whether generated by a user or an internal component).
- an internal logic function controls the transmission gates.
- some portion of the transmission gates may be controlled by the internal logic while another portion is controlled according to register settings.
- the transmission gates may be controlled by a controller, and here controller 99 may be operating all the switching components (namely in this example switching components 4 A- 4 D and 5 A- 5 D) to share access to the bus lines (and provide pad interconnections and internal component interconnections as needed).
- the I/O ports 2 A- 2 D and 3 A- 3 D are general purpose I/O ports. In other examples, any I/O ports can be used. Furthermore, the principles described above can be applied independently of I/O ports. For example, on-chip circuit components can be connected to the bus lines and the bus lines may or may not also connect to I/O ports.
- bus lines 11 - 14 are referred to as “analog” bus lines, meaning that these bus lines have transmission characteristics selected for analog transmissions, in some examples digital signals may be sent in through the pads. For example, a digital signal may be sent over one of the pads to an internal DAC, and then sent back as an analog signal over the same or another one of the bus lines 11 - 14 to a different pad, for example.
- a multifunction I/O interface cell and controller can allow an I/O pad to be used for multiple purposes depending on the settings of the controller. It should be appreciated that each of the I/O pads described herein can be selectively connected to their respective bus lines through the multifunction I/O interface cell to expand configurability.
- FIG. 1B shows a variation of the system of FIG. 1A utilizing a plurality of switches to share analog and digital bus lines between I/O ports in an embodiment.
- the variant system of FIG. 1B utilizes logic gates 8 A-D and 9 A-D to selectively connect the pads 2 A-D and 3 A-D to each other and internal digital components via digital bus lines 21 A-C, 22 A-C, 23 A-C, and 24 A-C.
- the logic gates 8 A-D and 9 A-D are multiplexers, although in other examples different types of logic gates may be used.
- the two-to-one multiplexer 8 A receives inputs including the connection extending to pad 2 A and the digital bus line 21 A.
- the multiplexer 8 A output is connected to digital bus line 21 B, which could then be directly connected to an internal digital component (or even selectively connected to one of a plurality of digital components).
- the same digital bus line 21 B is then fed into an input of the multiplexer 9 A, as shown.
- the digital side may be modified to include logic gates along the bus lines 21 B, 22 B, 23 B, and 24 B.
- Such logic gates could be tri-state drivers, instead of the two-to-one multiplexers.
- FIG. 1C illustrates examples of the switching components located on the bus lines of the system shown in FIGS. 1A and 1B in an embodiment.
- the transmission gates 4 A-D and 5 A-D shown in FIG. 1A may be of any type.
- One possible type of transmission gate is the NMOS transistor of FIG. 1C .
- the type of transmission gate may be selected based on the expected characteristics of the signals to be connected to the pad 2 A.
- transmission gates connected in parallel for the switching components may be utilized.
- the switching component selectively connecting the pad 2 A to the bus line 11 may be an NMOS and PMOS transistor connected in parallel. This concept may be extended to add additional transistor types in parallel according to the characteristics of the signals received over I/O pads.
- FIG. 1D illustrates an alternative example of the switching component located on the digital bus lines of the system shown in FIG. 1B in an embodiment.
- the logic gates used for the switching components of FIG. 1B are not limited to a multiplexer.
- the digital tri-state driver illustrated in FIG. 1D may also be used for selectively connecting the I/O pads to the digital bus lines.
- One difference between the digital tri-state driver and the multiplexer example is that the digital tri-state driver selectively connects the pad 2 A to a single bus line, instead of two sub bus lines.
- the input of the tri-state driver is connected to the pad 2 A, while the output is connected to a digital bus line.
- the enable is driven by the controller 99 .
- the tri-state driver is an inverter, e.g. if enabled, the illustrated tri-state driver outputs a low signal when receiving a high signal.
- a non-inverting tri-state driver can be used.
- FIG. 2 shows a system 101 similar to the system shown in FIG. 1A but having additional switching components in an embodiment.
- the system 101 includes pads 2 A and 3 A.
- the ellipses 16 represent the other pads, which are not shown for ease of illustration.
- the pad 2 A can be selectively connected to more than one of the bus lines, due to the additional switching components 4 A′.
- the number of analog switching components (e.g. including 4 A and 4 A′) corresponding to the pad 2 A is equal to the number of bus lines.
- the exact number and placement of the additional analog switches 4 A′ may depend on specifications and capability.
- a similar concept can be extended to the digital bus lines 21 - 24 , e.g. the addition of digital switching components 8 A′.
- the number of additional switches corresponding to each pad for example the number of switches 4 A′ corresponding to pad 2 A, can be different than to another pad, for example the number of switches 5 A′ corresponding to pad 3 A.
- some pads may have additional switches while other pads do not have any additional switches.
- the exact number and placement of the additional switches 4 A′, 5 A′, 8 A′, and 9 A′ may depend on specifications and capability.
- FIG. 3 shows a system utilizing a plurality of bus networks in an electronic device in an embodiment.
- two sets of four-line bus networks are shown, in systems 100 and 201 of common chip 200 .
- the second system 201 may have the same or different number of bus lines 31 - 34 , I/O ports 42 A-D and 43 A-D, and switches 6 A-D and 7 A-D.
- the four additional bus lines are 31 - 34 , which connect to I/O ports 42 A-D and 43 A-D.
- FIG. 3 shows an example with two shared bus networks, a device may have any number of shared networks.
- FIG. 5 illustrates the concept of separate networks of shared buses, as discussed above.
- this example circuit of FIG. 5 there are four shared bus networks 74 , 75 , 76 , and 77 .
- the upper networks 74 and 75 are separated from the lower two networks 76 and 77 .
- FIG. 4A shows a system similar to the system shown in FIG. 3 but having additional switching components in an embodiment.
- connections 91 A, 92 A, 93 A, and 94 A, as well as the switching components 91 B, 92 B, 93 B, and 94 B allows two separate networks of shared buses of the same chip 200 to be selectively connected.
- switch 91 B may be closed to connect pad 2 A to pad 42 A. It should be apparent that this allows two sub-wires to operate separately within different networks of buses at one time. At another time, the two sub-wires are combined to become one global wire extending between the different networks of buses.
- FIGS. 4A and 5 the example circuit shown in FIG. 5 illustrates the concept of selectively connected networks of shared buses, as discussed above.
- the vertically oriented line of switches 84 in the top middle of the example circuit of FIG. 5 selectively connects shared bus networks 74 and 75 .
- the vertically oriented line of switches 85 in the bottom middle of the example circuit of FIG. 5 selectively connects shared bus networks 76 and 77 .
- FIG. 4B shows a variation of the system shown in FIG. 4A in an embodiment.
- FIG. 4B shows a variant system 300 similar to the system 200 .
- each pad 2 A-D and 3 A-D is selectively connected to both of the buses of the different bus networks.
- pad 2 A is selectively connected to bus line 11 via switching component 4 A, and also selectively connected to bus line 31 via switching component 95 B (using connection 95 A).
- the pad 2 A may connect to more than one bus network at the same time. This may be useful, for example, if bus line 11 were unavailable, pad 2 A could temporarily “borrow” a bus line 31 of another bus.
- the bus of bus lines 31 - 34 may be a bus typically used by other pads (as shown in FIG. 4A ), or a bus that is used by internal components and not typically used by other pads (as shown in FIG. 4B ).
- connections 96 A, 97 A, 98 A, 85 A, 86 A, 87 A, and 88 A, as well as the other switching components 96 B, 97 B, 98 B, 85 B, 86 B, 87 B, and 88 B, may provide selective connections as shown. Such selective connections may be all controlled by the controller 99 , as previously discussed.
- the system described above can use dedicated processor systems, micro controllers, programmable logic devices, or microprocessors that perform some or all of the operations described herein. For example, any of such devices may be used to control switching in a shared bus scheme. Some of the operations described above may be implemented in software and other operations may be implemented in hardware.
Abstract
Description
Claims (16)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/540,238 US9720865B1 (en) | 2008-07-01 | 2014-11-13 | Bus sharing scheme |
US15/647,077 US10762019B2 (en) | 2008-07-01 | 2017-07-11 | Bus sharing scheme |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US7746608P | 2008-07-01 | 2008-07-01 | |
US12/496,579 US8441298B1 (en) | 2008-07-01 | 2009-07-01 | Analog bus sharing using transmission gates |
US13/893,201 US8890600B1 (en) | 2008-07-01 | 2013-05-13 | Bus sharing scheme |
US14/540,238 US9720865B1 (en) | 2008-07-01 | 2014-11-13 | Bus sharing scheme |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/893,201 Continuation US8890600B1 (en) | 2008-07-01 | 2013-05-13 | Bus sharing scheme |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/647,077 Continuation US10762019B2 (en) | 2008-07-01 | 2017-07-11 | Bus sharing scheme |
Publications (1)
Publication Number | Publication Date |
---|---|
US9720865B1 true US9720865B1 (en) | 2017-08-01 |
Family
ID=48225461
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/496,579 Active 2029-07-29 US8441298B1 (en) | 2008-07-01 | 2009-07-01 | Analog bus sharing using transmission gates |
US13/893,201 Active US8890600B1 (en) | 2008-07-01 | 2013-05-13 | Bus sharing scheme |
US14/540,238 Active 2029-07-21 US9720865B1 (en) | 2008-07-01 | 2014-11-13 | Bus sharing scheme |
US15/647,077 Active US10762019B2 (en) | 2008-07-01 | 2017-07-11 | Bus sharing scheme |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/496,579 Active 2029-07-29 US8441298B1 (en) | 2008-07-01 | 2009-07-01 | Analog bus sharing using transmission gates |
US13/893,201 Active US8890600B1 (en) | 2008-07-01 | 2013-05-13 | Bus sharing scheme |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/647,077 Active US10762019B2 (en) | 2008-07-01 | 2017-07-11 | Bus sharing scheme |
Country Status (1)
Country | Link |
---|---|
US (4) | US8441298B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170371824A1 (en) * | 2008-07-01 | 2017-12-28 | Cypress Semiconductor Corporation | Bus sharing scheme |
US10467154B2 (en) | 2017-02-10 | 2019-11-05 | Qualcomm Incorporated | Multi-port multi-sideband-GPIO consolidation technique over a multi-drop serial bus |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8487655B1 (en) | 2009-05-05 | 2013-07-16 | Cypress Semiconductor Corporation | Combined analog architecture and functionality in a mixed-signal array |
US8179161B1 (en) | 2009-05-05 | 2012-05-15 | Cypress Semiconductor Corporation | Programmable input/output circuit |
US9612987B2 (en) | 2009-05-09 | 2017-04-04 | Cypress Semiconductor Corporation | Dynamically reconfigurable analog routing circuits and methods for system on a chip |
TWI539772B (en) * | 2014-05-08 | 2016-06-21 | 智邦科技股份有限公司 | Bypass circuits and network security devices |
US10256821B2 (en) | 2017-02-21 | 2019-04-09 | Texas Instruments Incorporated | Dual function analog or digital input/output buffer |
Citations (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5079451A (en) | 1990-12-13 | 1992-01-07 | Atmel Corporation | Programmable logic device with global and local product terms |
US5412261A (en) | 1992-04-14 | 1995-05-02 | Aptix Corporation | Two-stage programmable interconnect architecture |
US5424589A (en) | 1993-02-12 | 1995-06-13 | The Board Of Trustees Of The Leland Stanford Junior University | Electrically programmable inter-chip interconnect architecture |
US5563526A (en) | 1994-01-03 | 1996-10-08 | Texas Instruments Incorporated | Programmable mixed-mode integrated circuit architecture |
US5598408A (en) | 1990-01-05 | 1997-01-28 | Maspar Computer Corporation | Scalable processor to processor and processor to I/O interconnection network and method for parallel processing arrays |
US5604450A (en) | 1995-07-27 | 1997-02-18 | Intel Corporation | High speed bidirectional signaling scheme |
US5625301A (en) | 1995-05-18 | 1997-04-29 | Actel Corporation | Flexible FPGA input/output architecture |
US5635745A (en) | 1994-09-08 | 1997-06-03 | National Semiconductor Corporation | Analog multiplexer cell for mixed digital and analog signal inputs |
US5671432A (en) | 1995-06-02 | 1997-09-23 | International Business Machines Corporation | Programmable array I/O-routing resource |
US5778439A (en) | 1995-08-18 | 1998-07-07 | Xilinx, Inc. | Programmable logic device with hierarchical confiquration and state storage |
EP0871223A1 (en) | 1996-10-10 | 1998-10-14 | Semiconductores Investigaci n Y Diseno S.A. -(SIDSA) | Process for the prototyping of mixed signal applications and field programmable system on a chip for applying said process |
US5877633A (en) | 1996-01-03 | 1999-03-02 | Motorola, Inc. | Bidirectional voltage translator |
US5894565A (en) | 1996-05-20 | 1999-04-13 | Atmel Corporation | Field programmable gate array with distributed RAM and increased cell utilization |
US5966047A (en) | 1997-03-27 | 1999-10-12 | Motorola, Inc. | Programmable analog array and method |
US6072334A (en) | 1998-07-16 | 2000-06-06 | Via Technologies, Inc. | Signal converter with a dynamically adjustable reference voltage and chipset including the same |
US6246259B1 (en) | 1998-02-23 | 2001-06-12 | Xilinx, Inc. | High-speed programmable logic architecture having active CMOS device drivers |
US6424175B1 (en) | 2000-09-11 | 2002-07-23 | Intel Corporation | Biased control loop circuit for setting impedance of output driver |
US20020191029A1 (en) | 2001-05-16 | 2002-12-19 | Synaptics, Inc. | Touch screen with user interface enhancement |
US20030067919A1 (en) | 2001-10-04 | 2003-04-10 | Chunming Qiao | Labeled analog burst switching for any high-layer-over-signal channel integration |
US6583652B1 (en) | 2001-06-01 | 2003-06-24 | Lattice Semiconductor Corporation | Highly linear programmable transconductor with large input-signal range |
US6701340B1 (en) | 1999-09-22 | 2004-03-02 | Lattice Semiconductor Corp. | Double differential comparator and programmable analog block architecture using same |
US6724220B1 (en) | 2000-10-26 | 2004-04-20 | Cyress Semiconductor Corporation | Programmable microcontroller architecture (mixed analog/digital) |
US20040141392A1 (en) | 2003-01-13 | 2004-07-22 | Lee Yun-Woo | Input/output buffer having analog and digital input modes |
US6791356B2 (en) | 2001-06-28 | 2004-09-14 | Intel Corporation | Bidirectional port with clock channel used for synchronization |
US6895530B2 (en) | 2003-01-24 | 2005-05-17 | Freescale Semiconductor, Inc. | Method and apparatus for controlling a data processing system during debug |
US6971004B1 (en) | 2001-11-19 | 2005-11-29 | Cypress Semiconductor Corp. | System and method of dynamically reconfiguring a programmable integrated circuit |
US6972597B2 (en) | 2002-12-31 | 2005-12-06 | Samsung Electronics Co., Ltd. | Simultaneous bidirectional input/output circuit and method |
US6981090B1 (en) | 2000-10-26 | 2005-12-27 | Cypress Semiconductor Corporation | Multiple use of microcontroller pad |
US6996796B2 (en) | 2002-02-22 | 2006-02-07 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
US7046035B2 (en) | 2001-04-18 | 2006-05-16 | Silicon Laboratories Cp, Inc. | Programmable driver for an I/O pin of an integrated circuit |
EP1713252A1 (en) | 2004-01-22 | 2006-10-18 | Semiconductores Investigaci n Y Diseno S.A. -(SIDSA) | Integrated circuit for the processing and subsequent routing of motion picture expert group (mpeg) data between interfaces |
US7133945B2 (en) | 2004-09-15 | 2006-11-07 | Rambus Inc. | Scalable I/O signaling topology using source-calibrated reference voltages |
US7149316B1 (en) | 2000-10-26 | 2006-12-12 | Cypress Semiconductor Corporation | Microcontroller having an on-chip high gain amplifier |
US7173347B2 (en) | 2002-10-15 | 2007-02-06 | Denso Corporation | Method and apparatus for driving and controlling on-vehicle loads |
US7212189B2 (en) | 1999-11-04 | 2007-05-01 | Synaptics Incorporated | Capacitive mouse |
US7266632B2 (en) | 2001-05-18 | 2007-09-04 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
US20070214389A1 (en) | 2006-03-08 | 2007-09-13 | Severson Matthew L | JTAG power collapse debug |
US7299307B1 (en) | 2002-12-24 | 2007-11-20 | Cypress Semiconductor Corporation | Analog I/O with digital signal processor array |
US7308608B1 (en) | 2002-05-01 | 2007-12-11 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
US7340693B2 (en) | 2005-02-24 | 2008-03-04 | Nick Martin | System for designing re-programmable digital hardware platforms |
US7360005B2 (en) | 1999-10-22 | 2008-04-15 | Mou-Shiung Lin | Software programmable multiple function integrated circuit module |
US7436207B2 (en) | 2006-07-21 | 2008-10-14 | Microchip Technology Incorporated | Integrated circuit device having at least one of a plurality of bond pads with a selectable plurality of input-output functionalities |
US20080258760A1 (en) | 2007-04-17 | 2008-10-23 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US7581076B2 (en) | 2001-03-05 | 2009-08-25 | Pact Xpp Technologies Ag | Methods and devices for treating and/or processing data |
US7609178B2 (en) | 2006-04-20 | 2009-10-27 | Pressure Profile Systems, Inc. | Reconfigurable tactile sensor input device |
US7613943B2 (en) | 2003-07-31 | 2009-11-03 | Actel Corporation | Programmable system on a chip |
US7865847B2 (en) | 2002-05-13 | 2011-01-04 | Qst Holdings, Inc. | Method and system for creating and programming an adaptive computing engine |
US8099618B2 (en) | 2001-03-05 | 2012-01-17 | Martin Vorbach | Methods and devices for treating and processing data |
US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
US8179161B1 (en) | 2009-05-05 | 2012-05-15 | Cypress Semiconductor Corporation | Programmable input/output circuit |
US8441298B1 (en) | 2008-07-01 | 2013-05-14 | Cypress Semiconductor Corporation | Analog bus sharing using transmission gates |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5998408A (en) | 1996-10-16 | 1999-12-07 | Merck & Co., Inc. | Triterpene derivatives with immunosuppressant activity |
-
2009
- 2009-07-01 US US12/496,579 patent/US8441298B1/en active Active
-
2013
- 2013-05-13 US US13/893,201 patent/US8890600B1/en active Active
-
2014
- 2014-11-13 US US14/540,238 patent/US9720865B1/en active Active
-
2017
- 2017-07-11 US US15/647,077 patent/US10762019B2/en active Active
Patent Citations (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5598408A (en) | 1990-01-05 | 1997-01-28 | Maspar Computer Corporation | Scalable processor to processor and processor to I/O interconnection network and method for parallel processing arrays |
US5079451A (en) | 1990-12-13 | 1992-01-07 | Atmel Corporation | Programmable logic device with global and local product terms |
US5412261A (en) | 1992-04-14 | 1995-05-02 | Aptix Corporation | Two-stage programmable interconnect architecture |
US5424589A (en) | 1993-02-12 | 1995-06-13 | The Board Of Trustees Of The Leland Stanford Junior University | Electrically programmable inter-chip interconnect architecture |
US5563526A (en) | 1994-01-03 | 1996-10-08 | Texas Instruments Incorporated | Programmable mixed-mode integrated circuit architecture |
US5635745A (en) | 1994-09-08 | 1997-06-03 | National Semiconductor Corporation | Analog multiplexer cell for mixed digital and analog signal inputs |
US5625301A (en) | 1995-05-18 | 1997-04-29 | Actel Corporation | Flexible FPGA input/output architecture |
US5671432A (en) | 1995-06-02 | 1997-09-23 | International Business Machines Corporation | Programmable array I/O-routing resource |
US5604450A (en) | 1995-07-27 | 1997-02-18 | Intel Corporation | High speed bidirectional signaling scheme |
US5778439A (en) | 1995-08-18 | 1998-07-07 | Xilinx, Inc. | Programmable logic device with hierarchical confiquration and state storage |
US5877633A (en) | 1996-01-03 | 1999-03-02 | Motorola, Inc. | Bidirectional voltage translator |
US5894565A (en) | 1996-05-20 | 1999-04-13 | Atmel Corporation | Field programmable gate array with distributed RAM and increased cell utilization |
EP0871223A1 (en) | 1996-10-10 | 1998-10-14 | Semiconductores Investigaci n Y Diseno S.A. -(SIDSA) | Process for the prototyping of mixed signal applications and field programmable system on a chip for applying said process |
US6460172B1 (en) | 1996-10-10 | 2002-10-01 | Semiconductors Investigacion Diseno, S.A. (Sidsa) | Microprocessor based mixed signal field programmable integrated device and prototyping methodology |
US5966047A (en) | 1997-03-27 | 1999-10-12 | Motorola, Inc. | Programmable analog array and method |
US6246259B1 (en) | 1998-02-23 | 2001-06-12 | Xilinx, Inc. | High-speed programmable logic architecture having active CMOS device drivers |
US6072334A (en) | 1998-07-16 | 2000-06-06 | Via Technologies, Inc. | Signal converter with a dynamically adjustable reference voltage and chipset including the same |
US6701340B1 (en) | 1999-09-22 | 2004-03-02 | Lattice Semiconductor Corp. | Double differential comparator and programmable analog block architecture using same |
US7360005B2 (en) | 1999-10-22 | 2008-04-15 | Mou-Shiung Lin | Software programmable multiple function integrated circuit module |
US7212189B2 (en) | 1999-11-04 | 2007-05-01 | Synaptics Incorporated | Capacitive mouse |
US6424175B1 (en) | 2000-09-11 | 2002-07-23 | Intel Corporation | Biased control loop circuit for setting impedance of output driver |
US6724220B1 (en) | 2000-10-26 | 2004-04-20 | Cyress Semiconductor Corporation | Programmable microcontroller architecture (mixed analog/digital) |
US8176296B2 (en) | 2000-10-26 | 2012-05-08 | Cypress Semiconductor Corporation | Programmable microcontroller architecture |
US7149316B1 (en) | 2000-10-26 | 2006-12-12 | Cypress Semiconductor Corporation | Microcontroller having an on-chip high gain amplifier |
US6981090B1 (en) | 2000-10-26 | 2005-12-27 | Cypress Semiconductor Corporation | Multiple use of microcontroller pad |
US7581076B2 (en) | 2001-03-05 | 2009-08-25 | Pact Xpp Technologies Ag | Methods and devices for treating and/or processing data |
US8099618B2 (en) | 2001-03-05 | 2012-01-17 | Martin Vorbach | Methods and devices for treating and processing data |
US7046035B2 (en) | 2001-04-18 | 2006-05-16 | Silicon Laboratories Cp, Inc. | Programmable driver for an I/O pin of an integrated circuit |
US20020191029A1 (en) | 2001-05-16 | 2002-12-19 | Synaptics, Inc. | Touch screen with user interface enhancement |
US7266632B2 (en) | 2001-05-18 | 2007-09-04 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
US6583652B1 (en) | 2001-06-01 | 2003-06-24 | Lattice Semiconductor Corporation | Highly linear programmable transconductor with large input-signal range |
US6791356B2 (en) | 2001-06-28 | 2004-09-14 | Intel Corporation | Bidirectional port with clock channel used for synchronization |
US20030067919A1 (en) | 2001-10-04 | 2003-04-10 | Chunming Qiao | Labeled analog burst switching for any high-layer-over-signal channel integration |
US6971004B1 (en) | 2001-11-19 | 2005-11-29 | Cypress Semiconductor Corp. | System and method of dynamically reconfiguring a programmable integrated circuit |
US7287112B1 (en) | 2001-11-19 | 2007-10-23 | Cypress Semiconductor Corporation | Dynamic reconfiguration interrupt system and method |
US6996796B2 (en) | 2002-02-22 | 2006-02-07 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
US7552415B2 (en) | 2002-02-22 | 2009-06-23 | Xilinx, Inc. | Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC) |
US7308608B1 (en) | 2002-05-01 | 2007-12-11 | Cypress Semiconductor Corporation | Reconfigurable testing system and method |
US7865847B2 (en) | 2002-05-13 | 2011-01-04 | Qst Holdings, Inc. | Method and system for creating and programming an adaptive computing engine |
US7173347B2 (en) | 2002-10-15 | 2007-02-06 | Denso Corporation | Method and apparatus for driving and controlling on-vehicle loads |
US7299307B1 (en) | 2002-12-24 | 2007-11-20 | Cypress Semiconductor Corporation | Analog I/O with digital signal processor array |
US6972597B2 (en) | 2002-12-31 | 2005-12-06 | Samsung Electronics Co., Ltd. | Simultaneous bidirectional input/output circuit and method |
US20040141392A1 (en) | 2003-01-13 | 2004-07-22 | Lee Yun-Woo | Input/output buffer having analog and digital input modes |
US6895530B2 (en) | 2003-01-24 | 2005-05-17 | Freescale Semiconductor, Inc. | Method and apparatus for controlling a data processing system during debug |
US7613943B2 (en) | 2003-07-31 | 2009-11-03 | Actel Corporation | Programmable system on a chip |
EP1713252A1 (en) | 2004-01-22 | 2006-10-18 | Semiconductores Investigaci n Y Diseno S.A. -(SIDSA) | Integrated circuit for the processing and subsequent routing of motion picture expert group (mpeg) data between interfaces |
US7133945B2 (en) | 2004-09-15 | 2006-11-07 | Rambus Inc. | Scalable I/O signaling topology using source-calibrated reference voltages |
US7340693B2 (en) | 2005-02-24 | 2008-03-04 | Nick Martin | System for designing re-programmable digital hardware platforms |
US20070214389A1 (en) | 2006-03-08 | 2007-09-13 | Severson Matthew L | JTAG power collapse debug |
US7609178B2 (en) | 2006-04-20 | 2009-10-27 | Pressure Profile Systems, Inc. | Reconfigurable tactile sensor input device |
US7436207B2 (en) | 2006-07-21 | 2008-10-14 | Microchip Technology Incorporated | Integrated circuit device having at least one of a plurality of bond pads with a selectable plurality of input-output functionalities |
US20080258760A1 (en) | 2007-04-17 | 2008-10-23 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US8026739B2 (en) * | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
US8441298B1 (en) | 2008-07-01 | 2013-05-14 | Cypress Semiconductor Corporation | Analog bus sharing using transmission gates |
US8890600B1 (en) * | 2008-07-01 | 2014-11-18 | Cypress Semicondductor Corporation | Bus sharing scheme |
US8179161B1 (en) | 2009-05-05 | 2012-05-15 | Cypress Semiconductor Corporation | Programmable input/output circuit |
Non-Patent Citations (18)
Title |
---|
"PSoC Mixed-Signal Array Technical Reference Manual," Cypress Semiconductor Corporation, Oct. 14, 2008. |
USPTO Advisory Action for U.S. Appl. No. 12/496,579 dated Aug. 4, 2011; 3 pages. |
USPTO Final Rejection for U.S. Appl. No. 12/496,579 dated Jan. 24, 2012; 13 pages. |
USPTO Final Rejection for U.S. Appl. No. 12/496,579 dated Jun. 7, 2011; 11 pages. |
USPTO Non Final Rejection for U.S. Appl. No. 13/893,201 dated Jan. 27, 2014; 9 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 12/496,579 dated Jan. 25, 2011; 11 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 12/496,579 dated Sep. 20, 2011; 12 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 12/496,579 dated Sep. 5, 2012; 21 pages |
USPTO Notice for U.S. Appl. No. 13/893,201 dated Sep. 9, 2014; 6 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 12/496,279 dated Mar. 5, 2013; 5 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 12/496,579 dated Dec. 28, 2012; 5 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 12/496,579 dated Jan. 25, 2013; 5 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 12/496,579 dated Nov. 8, 2012; 7 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 13/893,201 dated Dec. 10, 2013; 10 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 13/893,201 dated Jul. 14, 2014; 6 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 13/893,201 dated May 21, 2014; 8 pages. |
USPTO Requirement for Restriction for U.S. Appl. No. 12/496,579 dated Nov. 30, 2010; 6 pages. |
USPTO Requirement Restriction for U.S. Appl. No. 13/893,201 dated Oct. 22, 2013; 6 pages. |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170371824A1 (en) * | 2008-07-01 | 2017-12-28 | Cypress Semiconductor Corporation | Bus sharing scheme |
US10762019B2 (en) * | 2008-07-01 | 2020-09-01 | Cypress Semiconductor Corporation | Bus sharing scheme |
US10467154B2 (en) | 2017-02-10 | 2019-11-05 | Qualcomm Incorporated | Multi-port multi-sideband-GPIO consolidation technique over a multi-drop serial bus |
Also Published As
Publication number | Publication date |
---|---|
US10762019B2 (en) | 2020-09-01 |
US8441298B1 (en) | 2013-05-14 |
US8890600B1 (en) | 2014-11-18 |
US20170371824A1 (en) | 2017-12-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10762019B2 (en) | Bus sharing scheme | |
US5656950A (en) | Interconnect lines including tri-directional buffer circuits | |
KR100468761B1 (en) | Semiconductor memory system having memory module connected to devided system bus | |
US5317210A (en) | I/O cell for programmable logic device providing latched, unlatched, and fast inputs | |
CN107957967A (en) | Configuration through high speed serialization link | |
US8675681B2 (en) | Communication within an integrated circuit including an array of interconnected programmable logic elements | |
CN101471651B (en) | Monolithically integrated multiplexer-translator-demultiplexer circuit and method | |
US6683474B2 (en) | Method and apparatus for communication using a distributed multiplexed bus | |
US6009259A (en) | Emulation System | |
US6605959B1 (en) | Structure and method for implementing wide multiplexers | |
EP3206106B1 (en) | Power-domain assignment | |
JP3763432B2 (en) | Semiconductor device | |
CN103257842A (en) | Method for outputting information by add carry and adder | |
US6904062B1 (en) | Method and apparatus for efficient and flexible routing between multiple high bit-width endpoints | |
US20080307149A1 (en) | Clustering System and Flexible Interconnection Architecture Thereof | |
US6633179B1 (en) | Bidirectional signal control circuit | |
EP2157697B1 (en) | Configurable circuit and configuration method | |
GB2497314A (en) | Independent blocks to control independent busses or a single combined bus | |
US6972600B2 (en) | Base element for a multiplexer structure and corresponding multiplexer structure | |
CN116738910A (en) | FPGA chip | |
KR100385231B1 (en) | Bus system | |
KR100325134B1 (en) | A method for increasing capacity of switching system | |
JP2000082745A (en) | Semiconductor device | |
WO2022220959A1 (en) | Localized noc switching interconnect for high bandwidth interfaces | |
JPH1031055A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WILLIAMS, TIMOTHY;WRIGHT, DAVID G.;KUTZ, HAROLD;AND OTHERS;SIGNING DATES FROM 20090702 TO 20090810;REEL/FRAME:035424/0674 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:039676/0237 Effective date: 20160805 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: METADATA AUTHORING TECHNOLOGIES, LLC, FLORIDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WARREN, MARY MARGARET;HAYES, PATRICK JOHN;ESKRIDGE, THOMAS CHARLES;AND OTHERS;SIGNING DATES FROM 20171002 TO 20171006;REEL/FRAME:044028/0706 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE FOLLOWING NUMBERS 6272046,7277824,7282374,7286384,7299106,7337032,7460920,7519447 PREVIOUSLY RECORDED ON REEL 039676 FRAME 0237. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:047797/0854 Effective date: 20171229 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MUFG UNION BANK, N.A.;REEL/FRAME:059410/0438 Effective date: 20200416 Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MUFG UNION BANK, N.A.;REEL/FRAME:059410/0438 Effective date: 20200416 |