|Veröffentlichungsdatum||5. Jan. 1988|
|Eingetragen||19. Mai 1986|
|Prioritätsdatum||31. Aug. 1981|
|Veröffentlichungsnummer||06864821, 864821, US H416 H, US H416H, US-H-H416, USH416 H, USH416H|
|Erfinder||Kevin W. Colvin|
|Ursprünglich Bevollmächtigter||Rogers Corporation|
|Zitat exportieren||BiBTeX, EndNote, RefMan|
|Referenziert von (12), Klassifizierungen (24)|
|Externe Links: USPTO, USPTO-Zuordnung, Espacenet|
This application is a continuation of application Ser. No. 297,987, filed Aug. 31, 1981, now abandoned.
1. Field of the Invention
The present invention relates to passive electronic devices and particularly to multilayer flexible circuits characterized by high capacitance. Specifically, the present invention is directed to flexible circuits having ceramic capacitors embedded therein and, in some applications, also including inductors connected to the capacitors.
2. Description of the Prior Art
Flexible circuits are well known and have been widely used. A typical multilayer flexible circuit will be comprised of at least two non-conductive plastic sheets having conductive circuit patterns supported on at least one planar surface of each sheet. These sheets will customarily be positioned so that the circuit patterns face each other, but are not in electrical contact. Electrical isolation between the conductors patterns on the two sheets will usually be accomplished by spatially separating the sheets through the use of an intermediate nonconductive layer. This intermediate layer may either be a further plastic sheet, adhesively bonded to the circuit supporting sheets, or a nonconductive binder.
Prior flexible circuits have a capacitance which is so low as to be comparatively ineffective in any frequency sensitive circuit, such as a filter or network, noise.
In order to overcome this disadvantageous low capacitance, discrete capacitors were often inserted into terminal holes in the circuit and soldered into place. This required additional assembly time and expense. Furthermore, the solder connections were subject to environmental degradation, and are typically points of higher resistance in the circuit.
The present invention overcomes the above-discussed disadvantages and other deficiencies of the prior art by embedding capacitive elements, at appropriate locations, within a multilayer flexible circuit.
In accordance with the present invention, a flexible circuit may be comprised of at least two plastic films or substrates which have a conductive circuit pattern disposed on at least one surface. These films are arranged so that the circuit patterns are facing, but not in contact with, each other. Capacitive elements are positioned between appropriate sections of the two circuit patterns and thus are sandwiched between the substrates. Preferrably, the entire circuit pattern is disposed on a single film which is then folded to define the multilayer device. These capacitive elements are comprised of chips or wafers of a material having a high dielectric constant with the two opposite surfaces of each chip being provided with a conductive coating.
The capacitive elements may be held in place by a conductive binder and the binder may also act as the conductive surface coating of the capacitors. A spacer sheet, comprised of a plastic film, may be provided with cut-outs for locating and retaining the capacitors in the proper position. Alternatively, it is possible to mechanically secure the capacitive elements between the circuit patterns by any suitable means.
The flexible circuits, i.e., the circuit patterns on the substrates, may include etched inductors which cooperate with the capacitive elements to form high pass, low pass or band pass filter circuits.
The present invention is suitable for use in keyboard switching assemblies, to add filtering or decoupling directly in a cable or flex package, to define tuned circuits for many applications, and for many other applications.
The present invention may be better understood and its numerous objects and advantages will become apparent to those skilled in the art by reference to the accompanying drawing wherein like reference numerals refer to like elements in the several FIGURES and in which:
FIG. 1 is a cross-sectional side elevation view of a flexible circuit in accordance with the present invention;
FIG. 2 is a perspective exploded view of a flexible circuit in accordance with the present invention; and
FIG. 3 is a schematic plan view of a circuit in accordance with the invention, including inductive and capacitive circuit components, at an intermediate stage of fabrication.
Referring to FIG. 1, a flexible circuit in acccordance with the present invention is indicated generally at 10. Circuit 10 is comprised of two plastic layers 12 and 14. Layers 12 and 14 may be of any suitable nonconductive material, such as Kapton® or Mylar®. Conductor patterns 16 and 18 are respectively supported on the facing surfaces of layers 12 and 14. Conductors 16 and 18 may be formed from any suitable conductive material and by any suitable method. By way of example, conductors 16 and 18 may be comprised of a copper foil which has been bonded to the respective surfaces of layers 12 and 14, with the desired pattern being formed by chemical etching subsequent to bonding. Alternatively, conductors 16 and 18 might be formed by screen printing a conductive ink upon the respective surfaces of layers 12 and 14.
Positioned between the layers 12 and 14, and in contact with a desired section of conductors 16 and 18, is at least one capacitive element which has been indicated generally at 20. Element 20 is comprised of a chip or wafer of a material characterized by a high dielectric constant. The two opposite surfaces of chip 22 are respectively provided with conductive coatings 26 and 28.
Chip 22 may be comprised of any suitable high dielectric material. Preferably, this material has a dielectric constant in excess of 3,000. This material will typically be a ceramic, such as barium titanate. The conductive surfaces 26 and 28, i.e., the plates of the capacitor, may be comprised of any suitable material such as a conductive adhesive, tin or copper plating, or a paladium-silver plating.
Element 20 may have any desired dimension, depending upon the intended end use of the flexible circuit. Typically, chip 22 will be approximately 10 mils thick and will range in width and length between approximately 0.150 to 0.200 inches. Conductive coatings 26 and 28 will typically have a thickness of between 50 and 500 microinches.
Element 20 is retained between substrates 12 and 14 by any suitable method. By way of example, element 20 may be bonded between layers 12 and 14 with a conductive adhesive, which may also form conductive coatings 26 and 28. Preferrably, a sheet of nonconductive material 21 will be positioned between substrates 12 and 14. This separator sheet 21 will have cut-outs for receiving the elements 20. The flexible circuit 10 may also be hermetically sealed thus encapsulating element 20 within circuit 10. This protects both the conductors 16 and 18 and the capacitive elements 20 from environmental degradation.
Referring now to FIG. 2, an exploded view of an embodiment of a flexible circuit in accordance with the present invention is indicated generally at 30. Circuit 30 includes flexible plastic layers 32 and 34 having conductors 36 and 38 disposed on their respective facing surfaces. Conductors 36 and 38 are provided with portions 40 and 42, respectively, of enlarged area. Furthermore, layers 32 and 34 are provided with transversely extending termination portions 44 and 46 respectively. Conductors 36 and 38 extend into respective termination portions 44 and 46.
Capacitive elements 20 are positioned between layers 32 and 34. Elements 20 are the same as discussed above and require no further explanation. Furthermore, as also explained above, there are numerous methods of bonding or retaining elements 20 between layers 32 and 34.
It is also possible to incorporate into a circuit of the present invention an etched inductor or inductors to cooperate with elements 20 to define a filter or filters. One illustration of such a circuit is seen generally at 50 in FIG. 3. Circuit 50 is deposited upon a nonconductive layer 52, usually a plastice. Circuit 50 includes a coil 54, capacitor chip mounting areas 56 and 58, and conductive contact pads 60 and 61. By folding layer 52, along line 62, the pads 60 and 61 and placed in electrical contact with contact points 63 and 64, respectively, to complete the circuit.
While preferred embodiments have been shown and described, various modifications and substitutions may be made thereto without departing from the spirit and scope of the invention. Accordingly, it is to be understood that the present invention has been described by way of illustration and not limitation.
|Zitiert von Patent||Eingetragen||Veröffentlichungsdatum||Antragsteller||Titel|
|US4903113 *||15. Jan. 1988||20. Febr. 1990||International Business Machines Corporation||Enhanced tab package|
|US5083383 *||2. Mai 1991||28. Jan. 1992||Zircon International, Inc.||Electronic capacitance level with automatic electrode selection|
|US5780375 *||28. Juni 1996||14. Juli 1998||E. I. Du Pont De Nemours And Company||Thick film composition for modifying the electrical properties of a dielectric layer|
|US6040038 *||19. Nov. 1997||21. März 2000||Mitsubishi Shindoh Co., Ltd.||Film condenser and metalized film|
|US6150614 *||9. Sept. 1997||21. Nov. 2000||Robert Bosch Gmbh||Conducting foil for conductively connecting electric and/or electronic components|
|US6251503||20. März 2000||26. Juni 2001||Mitsubishi Shindoh Co., Ltd.||Film condenser and metalized film|
|US7323928||11. Apr. 2003||29. Jan. 2008||Linear Technology Corporation||High capacitance integrated circuits|
|US7483274||29. Sept. 2005||27. Jan. 2009||Welch Allyn, Inc.||Galvanic isolation of a signal using capacitive coupling embedded within a circuit board|
|US7541220 *||14. Dez. 2005||2. Juni 2009||Agere Systems Inc.||Integrated circuit device having flexible leadframe|
|US20050018495 *||29. Jan. 2004||27. Jan. 2005||Netlist, Inc.||Arrangement of integrated circuits in a memory module|
|EP0574207A2 *||4. Juni 1993||15. Dez. 1993||Nippon CMK Corp.||Multilayer printed circuit board and method for manufacturing the same|
|WO2004016056A1 *||29. Juli 2003||19. Febr. 2004||Adb Polska Sp||Printed circuit board and electronic elements for mounting in printed circuit board and method for mounting electronic elements in printed circuit board|
|US-Klassifikation||361/750, 361/306.2, 361/792, 361/762, 361/313|
|Internationale Klassifikation||H05K1/18, H05K1/14, H05K3/46, H05K3/28, H05K3/40, H05K1/09, H05K1/00|
|Unternehmensklassifikation||H05K2201/10015, H05K1/145, H05K1/095, H05K1/189, H05K3/4611, H05K2201/0394, H05K3/281, H05K3/4635, H05K1/147, H05K2201/10643, H05K2201/056|