USRE36781E - Differential comparator for amplifying small swing signals to a full swing output - Google Patents

Differential comparator for amplifying small swing signals to a full swing output Download PDF

Info

Publication number
USRE36781E
USRE36781E US09/291,091 US29109199A USRE36781E US RE36781 E USRE36781 E US RE36781E US 29109199 A US29109199 A US 29109199A US RE36781 E USRE36781 E US RE36781E
Authority
US
United States
Prior art keywords
inverter
coupled
output
complementary
inverters
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/291,091
Inventor
Thomas H. Lee
Kevin S. Donnelly
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rambus Inc
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc filed Critical Rambus Inc
Priority to US09/291,091 priority Critical patent/USRE36781E/en
Application granted granted Critical
Publication of USRE36781E publication Critical patent/USRE36781E/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • H03K5/249—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors using clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/72—Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H03K3/356121—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit with synchronous operation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • H03K5/2481—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage

Definitions

  • the present invention relates generally to comparator circuits and more particularly to differential comparator circuits that amplify small swing input signals to full swing output signals.
  • a differential comparator is often used in clock acquisition circuits such as delay-locked loops (DLL) and phase locked loops (PLL) to compare the value of a voltage at a first terminal of the differential comparator to the value of a voltage at a second terminal of the differential comparator.
  • the signals provided at the inputs of the differential comparator are "small swing" signals that have small amplitudes relative to the supply voltage levels. For example, for CMOS circuits wherein the supply voltage VCC is equal 3.3 volts and system ground VSS is equal to zero volts, a small swing signal may have an amplitude of 0.5 volts that swings between a low of 1.5 volts and a high of 2.0 volts. A "full swing” signal swings approximately between 3.3 volts and zero volts (ground).
  • Clock acquisition circuits are typically used to clock the circuitry of an integrated circuit, and the differential comparator must output full swing signals to drive the integrated circuit.
  • the differential comparator circuit must therefore provide gain to amplify the small swing input signals to a full swing output signal. For higher frequency applications, it is difficult to provide the necessary gain using prior differential comparators.
  • a differential comparator that amplifies small swing signals to full swing signals.
  • the differential comparator comprises a current switch having a pair of inputs coupled to receive a pair of small swing complementary input signals and a pair of complementary outputs that output complementary signals.
  • the complementary signals output by the current switch have a voltage swing that centers about a predetermined voltage in response to the complementary input signals.
  • the differential comparator further comprises first and second inverters coupled to receive the complementary signals, wherein each inverter has a trip point voltage .[.equal.]. .Iadd.corresponding .Iaddend.to the predetermined voltage.
  • the first and second inverters output full swing complementary output signals in response to the complementary signals.
  • the inverters provide a current path between VCC and VSS during normal operation.
  • the differential comparator includes circuitry for disabling the differential comparator during a power-down mode of operation such that the differential comparator draws little or no current. Part of this functionality is provided by designing the inverters to be tri-statable. The need for additional disabling circuitry for disabiling the current switch, is dictated by the circuit topology of the current switch.
  • FIG. 1 shows a differential comparator according to one embodiment.
  • FIG. 2 shows a voltage generator that supplies a trip point voltage V TR .
  • FIG. 3 shows a tri-statable inverter according to one embodiment.
  • FIG. 4 shows a differential comparator as including a bias circuit.
  • a differential comparator quickly amplifies small swing differential input signals to generate full swing complementary output signals.
  • the differential comparator generally comprises an input stage, a gain stage, and an output stage.
  • the gain stage generally comprises inverters each having a trip point voltage of V TR .
  • the input stage acts as a current switch that outputs complementary output signals each having a voltage swing that centers about the trip point voltage V TR . Centering the output signals of the input stage about the trip point voltage V TR enables the inverters of the gain stage to switch on and off quickly to provide full swing output signals.
  • the output stage provides additional gain.
  • FIG. 1 shows a differential comparator 100 according to one embodiment.
  • Differential comparator 100 comprises an input stage 110, a gain stage 120, and an output stage 130 coupled in series.
  • Input stage 110 accepts small swing differential input signals V in+ and V in- .
  • the amplitude of the differential input signal V in may be, for example, 0.5 volts.
  • Input stage 110 provides a modest gain, and output signals of input stage 110 are provided via output nodes A and B to gain stage 120, which amplifies the output signals of the input stage 110 into full swing signals.
  • Output stage 130 provides further gain, speeding the transitions between the rail voltages and providing sufficient output current to drive the capacitive load of the remaining portions of the integrated circuit.
  • Input stage 110 is shown as a common source differential amplifier that operates as a current switch wherein a current having a value of 2I 1 is switched between the transistors of the differential amplifier.
  • Input stage 110 includes a differential pair of NMOS transistors 111 and 112, each having their sources coupled to system ground VSS via a common node N and current source 115 and their drains coupled to the supply rail VCC via current sources 113 and 114, respectively.
  • Current sources 113 and 114 are each selected to source a current having a value of I 1
  • current source 115 is selected to sink a current having a value of twice I 1 .
  • Output node A is taken at the drain of transistor 112, and output node B is taken at the drain of node 111.
  • Resistors R1 and R2 having equal values are coupled in series between output nodes A and B.
  • a trip point supply voltage V TR is provided at the common node between resistors R1 and R2.
  • the trip point supply voltage V TR causes the output voltages at output nodes A and B to center around the trip point supply voltage V TR .
  • the output voltage at each output node of the input stage 110 is approximately (V TR ⁇ I 1 R), wherein R is the value of each of the transistors R1 and R2.
  • Vin+>Vin- the voltage at output node A is approximately (V TR +I 1 R), and the voltage at output node B is approximately (V TR -I 1 R).
  • Vin+ ⁇ Vin- the voltage at output Node A is approximately (V TR -I 1 R)
  • the voltage at output node B is approximately (V TR +I 1 R).
  • Gain stage 120 comprises a first input inverter 121 having its input coupled to output node B and a second input inverter 122 having its input coupled to output node A. Both input inverters are CMOS inverters.
  • the value of trip point supply voltage V TR is selected to be the value of the trip point voltage of input inverters 121 and 122 such that inverters 121 and 122 switch on and off quickly.
  • input inverters 121 and 122 can change states quickly. Unfortunately, the MOS transistors of inverters 121 and 122 are never fully switched off. To reduce the power consumption of input inventers 121 and 122, input inverters 121 and 122 are tri-statable. Each input inverter therefore includes an enable input coupled to receive an enable signal EN for coupling and decoupling the inverters from the supply rails. The enable signal may be deasserted low, for example, when the integrated circuit and differential comparator are to be placed in a power-down mode wherein power consumption of differential comparator 100 is reduced. As will be described with respect to FIG. 4, differential comparator 100 draws no current when operating in the power-down mode.
  • Cross-coupled inverters 123 and 124 are provided to improve the power supply rejection of differential comparator 100. Disturbances in the power supplies of input inverters 121 and 122 may result in one of the output signals of the input inverters beginning to switch between rail voltages before the other output signal. Cross-coupled inverters 123 and 124 compensate for this effect. Inverter 123 has its input coupled to the output of input inverter 121 and its output coupled to the output of input inverter 122. Similarly, inverter 124 has its input coupled to the output of inverter 122 and its output coupled to the output of inverter 121. The cross-coupled inverters help to ensure that the differential output voltages of gain stage 120 cross approximately at the threshold voltage V TR .
  • Cross-coupled inverters 123 and 124 need not provide as much current as input inverters 121 and 122. Therefore, according to one embodiment, the channel widths of the CMOS transistors of cross-coupled inverters 123 and 124 are approximately 20% of the channel widths for input inverters 121 and 122. Cross-coupled inverters 123 and 124 may also be tri-statable.
  • Output stage 130 comprises inverters 131 and 132.
  • the input of inverter 131 is coupled to the output of inverter 121, and the input of inverter 132 is coupled to the output of inverter 122.
  • Output inverters 131 and 132 provide additional gain and provide sufficient current to drive the capacitive load of an integrated circuit coupled to the outputs of differential comparator 100.
  • Output inverters 131 and 132 may also be tri-statable.
  • FIG. 2 shows a voltage generator 200 that supplies the trip point voltage V TR .
  • centering voltage generator 200 comprises an inverter 210 having the same operating characteristics as input inverters 121 and 122 wherein inverter 210 has its output coupled to its input.
  • inverter 210 has its output coupled to its input.
  • the use of matching inverter 210 makes the centering voltage generator 200 less susceptible to process variations that affect the trip point voltages of input inverters 121 and 122.
  • FIG. 3 shows a tri-statable inverter 300 according to one embodiment.
  • Tri-statable inverter 300 generally comprises a CMOS inverter which includes a PMOS transistor 301 and an NMOS transistor 302 having their gates commonly coupled to an input node and their drains commonly coupled to an output node.
  • the source of PMOS transistor 301 is coupled to VCC via PMOS transistor 303
  • the source of NMOS transistor 302 is coupled to system ground VSS via NMOS transistor 304.
  • the enable signal EN is coupled directly to the gate of transistor 304 and to the gate of transistor 303 via inverter 305 for removing the conductive path between VCC and VSS when it is desirable to reduce the power consumption of differential comparator 100.
  • Tri-stable inverter 300 operates as a normal CMOS inverter when enable signal EN is logic high (asserted).
  • Enable signal EN may alternatively be provided as an active low signal.
  • FIG. 4 shows differential comparator 100 as further including a bias circuit 400 for ensuring proper current values of current sources 113, 114 and 115 and for switching off the current sources when differential comparator 100 is placed in the power-down mode.
  • current sources 113 and 114 are matched PMOS transistors
  • current source 115 is an NMOS transistor.
  • Bias circuit 400 provides biasing current to the gates of transistors 113, 114 and 115 such that transistors 113-115 conduct the appropriate amount of source-drain current.
  • Bias circuit 400 generally comprises a pair of differential input transistors 411 and 412 that are approximately half the size of transistors 111 and 112 of input stage 110.
  • the gates of transistors 411 and 412 are coupled to differential input voltages V in+ and V in- , respectively.
  • the sources of transistors 411 and 412 are commonly coupled to VSS via NMOS transistor 415, which is approximately half the size of NMOS transistor 115 of input stage 110.
  • NMOS transistor 416 has matching characteristics to transistor 415 and is coupled to receive an external bias current I 1 from a current source 417, which may be a bandgap voltage generator.
  • Transistor 416 is coupled in a current mirroring arrangement to the gate of transistor 415 such that transistor 415 sinks a current I 1 .
  • the gate of transistor 115 which is twice the size of transistor 416, also has its gate coupled to the gate of transistor 416 such that transistor 115 sinks a current 2I 1 .
  • Transistor 413 has its gate commonly coupled to the gates of transistors 113 and 114 in a current mirroring arrangement such that the drain currents of transistor 113 and 114 are of the desired value.
  • Transistor 420 and inverter 421 are provided such that the current sources of input stage 110 are switched off to disable differential comparator 100 during power-down mode.
  • Transistor 420 has its drain coupled to the gate of transistor 115, its source coupled to VSS, and its gate coupled to the output of inverter 421.
  • Inverter 421 has its input coupled to receive enable signal EN. When the EN signal is deasserted low, the output of inverter 421 is high such that transistor 420 is switched on and the gate of transistor 115 is pulled towards ground. This results in all of the current sources 113, 114, and 115 of input stage 110 being switched off. Deasserting the EN signal also tri-states input inverters 121 and 122. Cross-coupled inverters 123 and 124 ensure that the inputs to inverters 131 and 132 are biased to a logic state. Thus, differential comparator 100 draws no current while operating in the power-down mode.

Abstract

A differential comparator that amplifies small swing signals to full swing signals. The differential comparator comprises a current switch having a pair of inputs coupled to receive a pair of small swing complementary input signals and a pair of complementary outputs that output complementary signals. The complementary signals output by the current switch have a voltage swing that centers about a predetermined voltage in response to the complementary input signals. The differential comparator further comprises first and second inverters coupled to receive the output complementary signals, wherein each inverter has a trip point voltage .[.equal.]. .Iadd.corresponding .Iaddend.to the predetermined voltage. The first and second inverters output full swing complementary output signals in response to the complementary signals output by the current switch.

Description

FIELD OF THE INVENTION
The present invention relates generally to comparator circuits and more particularly to differential comparator circuits that amplify small swing input signals to full swing output signals.
BACKGROUND OF THE INVENTION
A differential comparator is often used in clock acquisition circuits such as delay-locked loops (DLL) and phase locked loops (PLL) to compare the value of a voltage at a first terminal of the differential comparator to the value of a voltage at a second terminal of the differential comparator. For some applications, the signals provided at the inputs of the differential comparator are "small swing" signals that have small amplitudes relative to the supply voltage levels. For example, for CMOS circuits wherein the supply voltage VCC is equal 3.3 volts and system ground VSS is equal to zero volts, a small swing signal may have an amplitude of 0.5 volts that swings between a low of 1.5 volts and a high of 2.0 volts. A "full swing" signal swings approximately between 3.3 volts and zero volts (ground).
Clock acquisition circuits are typically used to clock the circuitry of an integrated circuit, and the differential comparator must output full swing signals to drive the integrated circuit. The differential comparator circuit must therefore provide gain to amplify the small swing input signals to a full swing output signal. For higher frequency applications, it is difficult to provide the necessary gain using prior differential comparators.
SUMMARY AND OBJECTS OF THE INVENTION
Therefore, it is an object of the present invention to provide a differential comparator that amplifies small swing signals into full swing signals.
It is a further object of the present invention to provide a CMOS differential comparator that amplifies small swing input signals to full swing output signals at higher frequencies.
A differential comparator that amplifies small swing signals to full swing signals is described. The differential comparator comprises a current switch having a pair of inputs coupled to receive a pair of small swing complementary input signals and a pair of complementary outputs that output complementary signals. The complementary signals output by the current switch have a voltage swing that centers about a predetermined voltage in response to the complementary input signals. The differential comparator further comprises first and second inverters coupled to receive the complementary signals, wherein each inverter has a trip point voltage .[.equal.]. .Iadd.corresponding .Iaddend.to the predetermined voltage. The first and second inverters output full swing complementary output signals in response to the complementary signals.
Because the outputs of the current switch center about the trip point voltage of the inverters, the inverters provide a current path between VCC and VSS during normal operation. According to one embodiment, the differential comparator includes circuitry for disabling the differential comparator during a power-down mode of operation such that the differential comparator draws little or no current. Part of this functionality is provided by designing the inverters to be tri-statable. The need for additional disabling circuitry for disabiling the current switch, is dictated by the circuit topology of the current switch.
Other objects, features, and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description which follows below.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention is illustrated by way of example and not by way of limitation in the figures of the accompanying drawings, in which like references indicate similar elements, and in which:
FIG. 1 shows a differential comparator according to one embodiment.
FIG. 2 shows a voltage generator that supplies a trip point voltage VTR.
FIG. 3 shows a tri-statable inverter according to one embodiment.
FIG. 4 shows a differential comparator as including a bias circuit.
DETAILED DESCRIPTION
A differential comparator according to the present embodiments quickly amplifies small swing differential input signals to generate full swing complementary output signals. The differential comparator generally comprises an input stage, a gain stage, and an output stage. The gain stage generally comprises inverters each having a trip point voltage of VTR. The input stage acts as a current switch that outputs complementary output signals each having a voltage swing that centers about the trip point voltage VTR. Centering the output signals of the input stage about the trip point voltage VTR enables the inverters of the gain stage to switch on and off quickly to provide full swing output signals. The output stage provides additional gain.
FIG. 1 shows a differential comparator 100 according to one embodiment. Differential comparator 100 comprises an input stage 110, a gain stage 120, and an output stage 130 coupled in series. Input stage 110 accepts small swing differential input signals Vin+ and Vin-. The amplitude of the differential input signal Vin may be, for example, 0.5 volts. Input stage 110 provides a modest gain, and output signals of input stage 110 are provided via output nodes A and B to gain stage 120, which amplifies the output signals of the input stage 110 into full swing signals. Output stage 130 provides further gain, speeding the transitions between the rail voltages and providing sufficient output current to drive the capacitive load of the remaining portions of the integrated circuit.
Input stage 110 is shown as a common source differential amplifier that operates as a current switch wherein a current having a value of 2I1 is switched between the transistors of the differential amplifier. Alternative current switch and differential amplifier architectures may be used. Input stage 110 includes a differential pair of NMOS transistors 111 and 112, each having their sources coupled to system ground VSS via a common node N and current source 115 and their drains coupled to the supply rail VCC via current sources 113 and 114, respectively. Current sources 113 and 114 are each selected to source a current having a value of I1, and current source 115 is selected to sink a current having a value of twice I1. Output node A is taken at the drain of transistor 112, and output node B is taken at the drain of node 111.
Resistors R1 and R2 having equal values are coupled in series between output nodes A and B. A trip point supply voltage VTR is provided at the common node between resistors R1 and R2. The trip point supply voltage VTR causes the output voltages at output nodes A and B to center around the trip point supply voltage VTR. The output voltage at each output node of the input stage 110 is approximately (VTR ±I1 R), wherein R is the value of each of the transistors R1 and R2. Wherein Vin+>Vin-, the voltage at output node A is approximately (VTR +I1 R), and the voltage at output node B is approximately (VTR -I1 R). Conversely, wherein Vin+<Vin-, the voltage at output Node A is approximately (VTR -I1 R), and the voltage at output node B is approximately (VTR +I1 R).
Gain stage 120 comprises a first input inverter 121 having its input coupled to output node B and a second input inverter 122 having its input coupled to output node A. Both input inverters are CMOS inverters. The value of trip point supply voltage VTR is selected to be the value of the trip point voltage of input inverters 121 and 122 such that inverters 121 and 122 switch on and off quickly.
Because the output voltages of input stage 110 center about the trip point voltage of input inverters 121 and 122, input inverters 121 and 122 can change states quickly. Unfortunately, the MOS transistors of inverters 121 and 122 are never fully switched off. To reduce the power consumption of input inventers 121 and 122, input inverters 121 and 122 are tri-statable. Each input inverter therefore includes an enable input coupled to receive an enable signal EN for coupling and decoupling the inverters from the supply rails. The enable signal may be deasserted low, for example, when the integrated circuit and differential comparator are to be placed in a power-down mode wherein power consumption of differential comparator 100 is reduced. As will be described with respect to FIG. 4, differential comparator 100 draws no current when operating in the power-down mode.
Cross-coupled inverters 123 and 124 are provided to improve the power supply rejection of differential comparator 100. Disturbances in the power supplies of input inverters 121 and 122 may result in one of the output signals of the input inverters beginning to switch between rail voltages before the other output signal. Cross-coupled inverters 123 and 124 compensate for this effect. Inverter 123 has its input coupled to the output of input inverter 121 and its output coupled to the output of input inverter 122. Similarly, inverter 124 has its input coupled to the output of inverter 122 and its output coupled to the output of inverter 121. The cross-coupled inverters help to ensure that the differential output voltages of gain stage 120 cross approximately at the threshold voltage VTR.
Cross-coupled inverters 123 and 124 need not provide as much current as input inverters 121 and 122. Therefore, according to one embodiment, the channel widths of the CMOS transistors of cross-coupled inverters 123 and 124 are approximately 20% of the channel widths for input inverters 121 and 122. Cross-coupled inverters 123 and 124 may also be tri-statable.
Output stage 130 comprises inverters 131 and 132. The input of inverter 131 is coupled to the output of inverter 121, and the input of inverter 132 is coupled to the output of inverter 122. Output inverters 131 and 132 provide additional gain and provide sufficient current to drive the capacitive load of an integrated circuit coupled to the outputs of differential comparator 100. Output inverters 131 and 132 may also be tri-statable.
FIG. 2 shows a voltage generator 200 that supplies the trip point voltage VTR. According to the present embodiment, centering voltage generator 200 comprises an inverter 210 having the same operating characteristics as input inverters 121 and 122 wherein inverter 210 has its output coupled to its input. The use of matching inverter 210 makes the centering voltage generator 200 less susceptible to process variations that affect the trip point voltages of input inverters 121 and 122.
FIG. 3 shows a tri-statable inverter 300 according to one embodiment. Tri-statable inverter 300 generally comprises a CMOS inverter which includes a PMOS transistor 301 and an NMOS transistor 302 having their gates commonly coupled to an input node and their drains commonly coupled to an output node. The source of PMOS transistor 301 is coupled to VCC via PMOS transistor 303, and the source of NMOS transistor 302 is coupled to system ground VSS via NMOS transistor 304. The enable signal EN is coupled directly to the gate of transistor 304 and to the gate of transistor 303 via inverter 305 for removing the conductive path between VCC and VSS when it is desirable to reduce the power consumption of differential comparator 100. When the enable signal EN is logic low (deasserted), transistors 303 and 304 are switched off. Tri-stable inverter 300 operates as a normal CMOS inverter when enable signal EN is logic high (asserted). Enable signal EN may alternatively be provided as an active low signal.
FIG. 4 shows differential comparator 100 as further including a bias circuit 400 for ensuring proper current values of current sources 113, 114 and 115 and for switching off the current sources when differential comparator 100 is placed in the power-down mode. According to one embodiment, current sources 113 and 114 are matched PMOS transistors, and current source 115 is an NMOS transistor. Bias circuit 400 provides biasing current to the gates of transistors 113, 114 and 115 such that transistors 113-115 conduct the appropriate amount of source-drain current.
Bias circuit 400 generally comprises a pair of differential input transistors 411 and 412 that are approximately half the size of transistors 111 and 112 of input stage 110. The gates of transistors 411 and 412 are coupled to differential input voltages Vin+ and Vin-, respectively. The sources of transistors 411 and 412 are commonly coupled to VSS via NMOS transistor 415, which is approximately half the size of NMOS transistor 115 of input stage 110. NMOS transistor 416 has matching characteristics to transistor 415 and is coupled to receive an external bias current I1 from a current source 417, which may be a bandgap voltage generator. Transistor 416 is coupled in a current mirroring arrangement to the gate of transistor 415 such that transistor 415 sinks a current I1. The gate of transistor 115, which is twice the size of transistor 416, also has its gate coupled to the gate of transistor 416 such that transistor 115 sinks a current 2I1.
The drains of transistors 411 and 412 are commonly coupled to the drain of transistor 413. Transistor 413 has its gate commonly coupled to the gates of transistors 113 and 114 in a current mirroring arrangement such that the drain currents of transistor 113 and 114 are of the desired value.
Transistor 420 and inverter 421 are provided such that the current sources of input stage 110 are switched off to disable differential comparator 100 during power-down mode. Transistor 420 has its drain coupled to the gate of transistor 115, its source coupled to VSS, and its gate coupled to the output of inverter 421. Inverter 421 has its input coupled to receive enable signal EN. When the EN signal is deasserted low, the output of inverter 421 is high such that transistor 420 is switched on and the gate of transistor 115 is pulled towards ground. This results in all of the current sources 113, 114, and 115 of input stage 110 being switched off. Deasserting the EN signal also tri-states input inverters 121 and 122. Cross-coupled inverters 123 and 124 ensure that the inputs to inverters 131 and 132 are biased to a logic state. Thus, differential comparator 100 draws no current while operating in the power-down mode.
In the foregoing specification the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention. The specification and drawings are, accordingly, to be regarded in an illustrative rather than restrictive sense.

Claims (16)

What is claimed is:
1. A differential comparator comprising:
a current switch having a pair of inputs coupled to receive a pair of small swing complementary input signals and a pair of complementary outputs that output first complementary output signals having a voltage swing centered about a predetermined voltage in response to the complementary input signals; and
first and second inverters coupled to receive the first complementary output signals, wherein each inverter has a trip point voltage .[.equal.]. .Iadd.corresponding .Iaddend.to the predetermined voltage, the first and second inverters outputting second complementary output signals in response to the first complementary output signals, wherein the second complementary output signals are full swing complementary output signals.
2. The differential comparator of claim 1, wherein the current switch comprises:
first and second matched input transistors coupled as a common source differential amplifier, wherein gates of the input transistors form the inputs of the current switch and drains of the input transistors form the outputs of the current switch;
first and second current sources coupled between the respective drains of the input transistors and an operating supply voltage;
a third current source coupled between sources of the input transistors and system ground; and
first and second resistors coupled in series between the drains of the input transistors, wherein a common node between the first and second resistors is maintained at .Iadd.approximately .Iaddend.the trip point voltage of the first and second inverters.
3. The differential comparator of claim 2, wherein an enable signal is provided to the differential comparator such that the differential comparator is enabled for normal operation when the enable signal is asserted, the differential comparator further comprising circuitry for disabling the differential comparator in response to the enable signal being deasserted during a power-down mode of operation wherein the differential comparator draws no power.
4. The differential comparator of claim 2, further comprising cross-coupled third and fourth inverters, wherein an input of the third inverter is coupled to an output of the first inverter and an output of the third inverter is coupled to an output of the second inverter, and an input of the fourth inverter is coupled to the output of the second inverter and an output of the fourth inverter is coupled to the output of the first inverter.
5. The differential comparator of claim 4, further comprising fifth and sixth inverters having inputs coupled to the outputs of the first and second inverters, respectively, wherein the fifth and sixth inverters provide additional gain.
6. A differential comparator comprising:
a differential amplifier comprising a pair of inputs coupled to receive a pair of small swing complementary input signals, a pair of outputs that output first complementary output signals, and first and second resistors coupled in series between the pair of outputs, wherein a common node between the first and second resistors is maintained at a predetermined voltage such that an output swing of the differential amplifier is centered about the predetermined voltage; and
first and second inverters coupled to receive the first complementary output signals, wherein each inverter has a trip point voltage .[.equal.]. .Iadd.corresponding .Iaddend.to the predetermined voltage, the first and second inverters outputting second complementary output signals in response to the first complementary output signals, wherein the second complementary output signals are full swing complementary output signals.
7. The differential comparator of claim 6, wherein an enable signal is provided to the differential comparator such that the differential comparator is enabled for normal operation when the enable signal is asserted, the differential comparator further comprising circuitry for disabling the differential comparator in response to the enable signal being deasserted during a power-down mode of operation wherein the differential comparator draws no power.
8. The differential comparator of claim 6, further comprising cross-coupled third and fourth inverters, wherein an input of the third inverter is coupled to an output of the first inverter and an output of the third inverter is coupled to an output of the second inverter, and an input of the fourth inverter is coupled to the output of the second inverter and an output of the fourth inverter is coupled to the output of the first inverter.
9. The differential comparator of claim 8, further comprising fifth and sixth inverters having inputs coupled to the outputs of the first and second inverters, respectively, wherein the fifth and sixth inverters provide additional gain.
10. A differential comparator comprising:
a differential amplifier comprising a pair of inputs coupled to receive a pair of small swing complementary input signals, a pair of outputs that output first complementary output signals and first and second resistors coupled in series between the pair of outputs, wherein a common node between the first and second resistors is maintained at a predetermined voltage such that an output swing of the differential amplifier is centered about the predetermined voltage;
first and second inverters coupled to receive the first complementary output signals, wherein each inverter has a trip point voltage .[.equal.]. .Iadd.corresponding .Iaddend.to the predetermined voltage, the first and second inverters outputting second complementary output signals in response to the first complementary output signals, wherein the second complementary output signals are full swing complementary output signals;
cross-coupled third and fourth inverters, wherein an input of the third inverter is coupled to an output of the first inverter and an output of the third inverter is coupled to an output of the second inverter, and an input of the fourth inverter is coupled to the output of the second inverter and an output of the fourth inverter is coupled to the output of the first inverter; and
fifth and sixth inverters having inputs coupled to the outputs of the first and second inverters, respectively, wherein the fifth and sixth inverters .[.provided.]. .Iadd.provide .Iaddend.additional gain.
11. The differential comparator of claim 10, further comprising a seventh inverter having matching characteristics to the first and second inverters, wherein an output of the seventh inverter is coupled to an input of the seventh inverter and the common node between the first and second resistors.
12. A differential comparator comprising:
a current switch having a pair of inputs coupled to receive a pair of small swing complementary input signals and a pair of outputs that output first complementary output signals having a voltage swing centered about a predetermined voltage in response to the complementary input signals; and
first and second inverters coupled to receive the first complementary output signals, wherein each inverter has a trip point voltage .[.equal.]. .Iadd.corresponding .Iaddend.to the predetermined voltage, the first and second inverters outputting second complementary output signals in response to the first complementary output signals, wherein the second complementary output signals are full swing complementary output signals;
cross-coupled third and fourth inverters, wherein an input of the third inverter is coupled to an output of the first inverter and an output of the third inverter is coupled to an output of the second inverter, and an input of the fourth inverter is coupled to the output of the second inverter and an output of the fourth inverter is coupled to the output of the first inverter; and
fifth and sixth inverters having inputs coupled to the outputs of the first and second inverters, respectively, wherein the fifth and sixth inverters provide additional gain.
13. The differential comparator of claim 12, further comprising first and second resistors coupled in series between the pair of outputs of the current switch, wherein a common node between the first and second resistors is maintained at the predetermined voltage.
14. The differential comparator of claim 13, further comprising a seventh inverter having matching characteristics to the first and second inverters, wherein an output of the seventh inverter is coupled to an input of the seventh inverter and the common node between the first and second resistors.
15. A method for generating full swing complementary signals from small swing complementary signals comprising the steps of:
generating complementary output signals having a voltage swing centered about a predetermined voltage in response to the small swing complementary signals;
providing the complementary output signals to a pair of inverters each having a trip voltage .[.equal.]. .Iadd.corresponding .Iaddend.to the predetermined voltage; and
outputting from the pair of inverters the full swing complementary signals. .Iadd.16. The differential comparator of claim 1, further comprising cross-coupled third and fourth inverters, wherein an input of the third inverter is coupled to an output of the first inverter and an output of the third inverter is coupled to an output of the second inverter, and an input of the fourth inverter is coupled to the output of the second inverter and an output of the fourth inverter is coupled to the output of the first inverter..Iaddend..Iadd.17. A differential comparator comprising:
a differential amplifier comprising a pair of inputs coupled to receive a pair of small swing complementary input signals and a pair of complementary outputs that output first complementary output signals having a voltage swing centered about a predetermined voltage in response to the complementary input signals; and
first and second inverters coupled to receive the first complementary output signals, wherein each inverter has a trip point voltage corresponding to the predetermined voltage, the first and second inverters outputting second complementary output signals in response to the first complementary output signals, wherein the second complementary output
signals are full swing complementary output signals..Iaddend..Iadd.18. The differential comparator of claim 17, wherein the differential amplifier includes first and second resistors coupled in series between the pair of outputs, and a common node between the first and second resistors is maintained at the predetermined voltage..Iaddend..Iadd.19. The differential comparator of claim 18, wherein the differential amplifier further includes:
first and second matched input transistors coupled as a common source differential amplifier, wherein gates of the input transistors form the inputs of the differential amplifier and drains of the input transistors form the outputs of the differential amplifier;
first and second current sources coupled between the respective drains of the input transistors and an operating supply voltage; and
a third current source coupled between sources of the input transistors and system ground..Iaddend..Iadd.20. The differential comparator of claim 18, further comprising cross-coupled third and fourth inverters, wherein an input of the third inverter is coupled to an output of the first inverter and an output of the third inverter is coupled to an output of the second inverter, and an input of the fourth inverter is coupled to the output of the second inverter and an output of the fourth inverter is coupled to the output of the first inverter..Iaddend.
US09/291,091 1995-08-02 1999-04-13 Differential comparator for amplifying small swing signals to a full swing output Expired - Fee Related USRE36781E (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/291,091 USRE36781E (en) 1995-08-02 1999-04-13 Differential comparator for amplifying small swing signals to a full swing output

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/510,141 US5621340A (en) 1995-08-02 1995-08-02 Differential comparator for amplifying small swing signals to a full swing output
US09/291,091 USRE36781E (en) 1995-08-02 1999-04-13 Differential comparator for amplifying small swing signals to a full swing output

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/510,141 Reissue US5621340A (en) 1995-08-02 1995-08-02 Differential comparator for amplifying small swing signals to a full swing output

Publications (1)

Publication Number Publication Date
USRE36781E true USRE36781E (en) 2000-07-18

Family

ID=24029533

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/510,141 Ceased US5621340A (en) 1995-08-02 1995-08-02 Differential comparator for amplifying small swing signals to a full swing output
US09/291,091 Expired - Fee Related USRE36781E (en) 1995-08-02 1999-04-13 Differential comparator for amplifying small swing signals to a full swing output

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/510,141 Ceased US5621340A (en) 1995-08-02 1995-08-02 Differential comparator for amplifying small swing signals to a full swing output

Country Status (1)

Country Link
US (2) US5621340A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050083101A1 (en) * 2003-10-15 2005-04-21 Matsushita Electric Industrial, Co., Ltd. Small-amplitude differential interface circuit
US20050101907A1 (en) * 2003-09-08 2005-05-12 Sondeen Jill L. System and method for providing servo-controlled resuscitation
US6906557B1 (en) * 2000-06-30 2005-06-14 Intel Corporation Fuse sense circuit
US20060279342A1 (en) * 2005-06-14 2006-12-14 Micron Technology, Inc. DLL measure initialization circuit for high frequency operation
US20070116407A1 (en) * 2004-01-13 2007-05-24 Koninklijke Philips Electronics N.V. High speed comparator
US20090045862A1 (en) * 2007-08-13 2009-02-19 Hynix Semiconductor, Inc. Clock generating circuit of semiconductor memory apparatus
US20120112794A1 (en) * 2010-11-04 2012-05-10 Kuan-Hua Chao Differential driver with calibration circuit and related calibration method
US8330446B2 (en) 2009-05-12 2012-12-11 Mediatek Inc. Calibration apparatus and calibration method thereof
US8585675B2 (en) 2007-03-19 2013-11-19 The United States Of America As Represented By The Secretary Of The Army Decision-assist method of resuscitation of patients

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5734617A (en) * 1996-08-01 1998-03-31 Micron Technology Corporation Shared pull-up and selection circuitry for programmable cells such as antifuse cells
US5872736A (en) * 1996-10-28 1999-02-16 Micron Technology, Inc. High speed input buffer
US5917758A (en) 1996-11-04 1999-06-29 Micron Technology, Inc. Adjustable output driver circuit
US5949254A (en) * 1996-11-26 1999-09-07 Micron Technology, Inc. Adjustable output driver circuit
US6115318A (en) * 1996-12-03 2000-09-05 Micron Technology, Inc. Clock vernier adjustment
US5929661A (en) * 1996-12-16 1999-07-27 National Semiconductor Corporation High speed voltage comparator with matching current sources using current difference amplifiers
US5838177A (en) * 1997-01-06 1998-11-17 Micron Technology, Inc. Adjustable output driver circuit having parallel pull-up and pull-down elements
US5940608A (en) * 1997-02-11 1999-08-17 Micron Technology, Inc. Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
US5953276A (en) * 1997-12-18 1999-09-14 Micron Technology, Inc. Fully-differential amplifier
US6104209A (en) * 1998-08-27 2000-08-15 Micron Technology, Inc. Low skew differential receiver with disable feature
US5920518A (en) * 1997-02-11 1999-07-06 Micron Technology, Inc. Synchronous clock generator including delay-locked loop
US5977798A (en) * 1997-02-28 1999-11-02 Rambus Incorporated Low-latency small-swing clocked receiver
US5946244A (en) * 1997-03-05 1999-08-31 Micron Technology, Inc. Delay-locked loop with binary-coupled capacitor
US6032274A (en) * 1997-06-20 2000-02-29 Micron Technology, Inc. Method and apparatus for compressed data testing of more than one memory array
US6173432B1 (en) 1997-06-20 2001-01-09 Micron Technology, Inc. Method and apparatus for generating a sequence of clock signals
US5935263A (en) * 1997-07-01 1999-08-10 Micron Technology, Inc. Method and apparatus for memory array compressed data testing
US5953284A (en) * 1997-07-09 1999-09-14 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same
US5959921A (en) * 1997-07-24 1999-09-28 Micron Technology, Inc. Sense amplifier for complement or no-complementary data signals
US5809038A (en) * 1997-07-24 1998-09-15 Micron Technology, Inc. Method and apparatus for reading compressed test data from memory devices
US6011732A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
US5926047A (en) * 1997-08-29 1999-07-20 Micron Technology, Inc. Synchronous clock generator including a delay-locked loop signal loss detector
DE19739960C2 (en) * 1997-09-11 2000-11-30 Siemens Ag Signal regeneration circuit
US6101197A (en) * 1997-09-18 2000-08-08 Micron Technology, Inc. Method and apparatus for adjusting the timing of signals over fine and coarse ranges
US6107856A (en) * 1997-12-30 2000-08-22 Lsi Logic Corporation Dual output comparator for operating over a wide common mode range
US6269451B1 (en) 1998-02-27 2001-07-31 Micron Technology, Inc. Method and apparatus for adjusting data timing by delaying clock signal
US6212482B1 (en) 1998-03-06 2001-04-03 Micron Technology, Inc. Circuit and method for specifying performance parameters in integrated circuits
US6016282A (en) * 1998-05-28 2000-01-18 Micron Technology, Inc. Clock vernier adjustment
US6295618B1 (en) * 1998-08-25 2001-09-25 Micron Technology, Inc. Method and apparatus for data compression in memory devices
US6349399B1 (en) 1998-09-03 2002-02-19 Micron Technology, Inc. Method and apparatus for generating expect data from a captured bit pattern, and memory device using same
US6279090B1 (en) 1998-09-03 2001-08-21 Micron Technology, Inc. Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device
US6029250A (en) * 1998-09-09 2000-02-22 Micron Technology, Inc. Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same
US6278740B1 (en) 1998-11-19 2001-08-21 Gates Technology Multi-bit (2i+2)-wire differential coding of digital signals using differential comparators and majority logic
US6430696B1 (en) 1998-11-30 2002-08-06 Micron Technology, Inc. Method and apparatus for high speed data capture utilizing bit-to-bit timing correction, and memory device using same
US6374360B1 (en) 1998-12-11 2002-04-16 Micron Technology, Inc. Method and apparatus for bit-to-bit timing correction of a high speed memory bus
JP4226710B2 (en) 1999-01-25 2009-02-18 富士通マイクロエレクトロニクス株式会社 Input buffer circuit and semiconductor device operation test method
US6470060B1 (en) * 1999-03-01 2002-10-22 Micron Technology, Inc. Method and apparatus for generating a phase dependent control signal
US6323683B1 (en) * 1999-08-27 2001-11-27 Cypress Semiconductor Corp. Low distortion logic level translator
US6563356B2 (en) 1999-10-19 2003-05-13 Honeywell International Inc. Flip-flop with transmission gate in master latch
US6417711B2 (en) * 1999-10-19 2002-07-09 Honeywell Inc. High speed latch and flip-flop
US6208174B1 (en) * 1999-12-14 2001-03-27 Analog Devices, Inc. High-speed comparator systems and methods with enhanced noise rejection
DE10001371B4 (en) 2000-01-14 2005-09-15 Infineon Technologies Ag Integrated circuit with a differential amplifier
US6392449B1 (en) * 2001-01-05 2002-05-21 National Semiconductor Corporation High-speed low-power low-offset hybrid comparator
US6801989B2 (en) 2001-06-28 2004-10-05 Micron Technology, Inc. Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same
KR20030082848A (en) * 2002-04-18 2003-10-23 실리콤텍(주) Variable gain amplifying circuit
FI113312B (en) * 2002-04-19 2004-03-31 Micro Analog Syst Oy comparator
US7301370B1 (en) * 2003-05-22 2007-11-27 Cypress Semiconductor Corporation High-speed differential logic to CMOS translator architecture with low data-dependent jitter and duty cycle distortion
US7168027B2 (en) 2003-06-12 2007-01-23 Micron Technology, Inc. Dynamic synchronization of data capture on an optical or other high speed communications link
US7234070B2 (en) * 2003-10-27 2007-06-19 Micron Technology, Inc. System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
KR100672987B1 (en) * 2004-12-20 2007-01-24 삼성전자주식회사 High speed analog envelope detector
EP1821408A1 (en) * 2006-02-17 2007-08-22 Sicon Semiconductor AB Latch circuit
US7417495B2 (en) 2006-06-14 2008-08-26 Broadcom Corporation Reconfigurable frequency filter
KR100757933B1 (en) * 2006-07-20 2007-09-11 주식회사 하이닉스반도체 Apparatus and method for generating internal voltage in semiconductor integrated circuit
US20080180139A1 (en) * 2007-01-29 2008-07-31 International Business Machines Corporation Cmos differential rail-to-rail latch circuits
US7644328B2 (en) * 2007-03-22 2010-01-05 Intel Corporation Sharing routing of a test signal with an alternative power supply to combinatorial logic for low power design
KR100863021B1 (en) * 2007-06-27 2008-10-13 주식회사 하이닉스반도체 Input circuit
US20090033401A1 (en) * 2007-08-02 2009-02-05 International Business Machines (Ibm) Level Shifting Circuit With Symmetrical Topology
JP4412508B2 (en) * 2007-10-04 2010-02-10 Ｎｅｃエレクトロニクス株式会社 Semiconductor circuit
US20090108885A1 (en) * 2007-10-31 2009-04-30 International Business Machines Corporation Design structure for CMOS differential rail-to-rail latch circuits
JP6217294B2 (en) * 2013-10-07 2017-10-25 ソニー株式会社 Optical receiver circuit, optical receiver, and optical transmission system
US10972086B2 (en) 2019-04-08 2021-04-06 Texas Instruments Incorporated Comparator low power response
US11095273B1 (en) * 2020-07-27 2021-08-17 Qualcomm Incorporated High-speed sense amplifier with a dynamically cross-coupled regeneration stage

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3863080A (en) * 1973-10-18 1975-01-28 Rca Corp Current output frequency and phase comparator
US4110641A (en) * 1977-06-27 1978-08-29 Honeywell Inc. CMOS voltage comparator with internal hysteresis
US4249095A (en) * 1979-02-26 1981-02-03 Rca Corporation Comparator, sense amplifier
US4394587A (en) * 1981-05-27 1983-07-19 Motorola, Inc. CMOS Differential comparator with hysteresis
US4547685A (en) * 1983-10-21 1985-10-15 Advanced Micro Devices, Inc. Sense amplifier circuit for semiconductor memories
US4573022A (en) * 1983-12-17 1986-02-25 Kabushiki Kaisha Toshiba Semiconductor integrated circuit using vertical PNP transistors
US4739194A (en) * 1986-11-25 1988-04-19 Tektronix, Inc. Supergate for high speed transmission of signals
US5057788A (en) * 1989-10-06 1991-10-15 Alps Electric Co., Ltd. 2-stage differential amplifier connected in cascade
US5077489A (en) * 1989-11-22 1991-12-31 Sgs-Thomson Microelectronics S.R.L. Comparator circuit implemented in the bipolar and mos technology
US5132640A (en) * 1989-10-06 1992-07-21 Kabushiki Kaisha Toshiba Differential current amplifier circuit
US5281865A (en) * 1990-11-28 1994-01-25 Hitachi, Ltd. Flip-flop circuit
US5289054A (en) * 1992-03-24 1994-02-22 Intel Corporation Fast electronic comparator
US5448200A (en) * 1991-12-18 1995-09-05 At&T Corp. Differential comparator with differential threshold for local area networks or the like
US5488321A (en) * 1993-04-07 1996-01-30 Rambus, Inc. Static high speed comparator

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3863080A (en) * 1973-10-18 1975-01-28 Rca Corp Current output frequency and phase comparator
US4110641A (en) * 1977-06-27 1978-08-29 Honeywell Inc. CMOS voltage comparator with internal hysteresis
US4249095A (en) * 1979-02-26 1981-02-03 Rca Corporation Comparator, sense amplifier
US4394587A (en) * 1981-05-27 1983-07-19 Motorola, Inc. CMOS Differential comparator with hysteresis
US4547685A (en) * 1983-10-21 1985-10-15 Advanced Micro Devices, Inc. Sense amplifier circuit for semiconductor memories
US4573022A (en) * 1983-12-17 1986-02-25 Kabushiki Kaisha Toshiba Semiconductor integrated circuit using vertical PNP transistors
US4739194A (en) * 1986-11-25 1988-04-19 Tektronix, Inc. Supergate for high speed transmission of signals
US5057788A (en) * 1989-10-06 1991-10-15 Alps Electric Co., Ltd. 2-stage differential amplifier connected in cascade
US5132640A (en) * 1989-10-06 1992-07-21 Kabushiki Kaisha Toshiba Differential current amplifier circuit
US5077489A (en) * 1989-11-22 1991-12-31 Sgs-Thomson Microelectronics S.R.L. Comparator circuit implemented in the bipolar and mos technology
US5281865A (en) * 1990-11-28 1994-01-25 Hitachi, Ltd. Flip-flop circuit
US5448200A (en) * 1991-12-18 1995-09-05 At&T Corp. Differential comparator with differential threshold for local area networks or the like
US5289054A (en) * 1992-03-24 1994-02-22 Intel Corporation Fast electronic comparator
US5488321A (en) * 1993-04-07 1996-01-30 Rambus, Inc. Static high speed comparator

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7208994B2 (en) 2000-06-30 2007-04-24 Intel Corporation Fuse sense circuit
US6906557B1 (en) * 2000-06-30 2005-06-14 Intel Corporation Fuse sense circuit
US20050200385A1 (en) * 2000-06-30 2005-09-15 Parker Rachael J. Fuse sense circuit
US20050212584A1 (en) * 2000-06-30 2005-09-29 Parker Rachael J Fuse sense circuit
US7221210B2 (en) 2000-06-30 2007-05-22 Intel Corporation Fuse sense circuit
US7183836B2 (en) 2000-06-30 2007-02-27 Intel Corporation Fuse sense circuit
US20050101907A1 (en) * 2003-09-08 2005-05-12 Sondeen Jill L. System and method for providing servo-controlled resuscitation
US7215157B2 (en) * 2003-10-15 2007-05-08 Matsushita Electric Industrial Co., Ltd. Small-amplitude differential interface circuit
US20050083101A1 (en) * 2003-10-15 2005-04-21 Matsushita Electric Industrial, Co., Ltd. Small-amplitude differential interface circuit
US20070116407A1 (en) * 2004-01-13 2007-05-24 Koninklijke Philips Electronics N.V. High speed comparator
US7498851B2 (en) * 2004-01-13 2009-03-03 Nxp B.V. High speed comparator
US20060279342A1 (en) * 2005-06-14 2006-12-14 Micron Technology, Inc. DLL measure initialization circuit for high frequency operation
US7332950B2 (en) 2005-06-14 2008-02-19 Micron Technology, Inc. DLL measure initialization circuit for high frequency operation
US8585675B2 (en) 2007-03-19 2013-11-19 The United States Of America As Represented By The Secretary Of The Army Decision-assist method of resuscitation of patients
US20090045862A1 (en) * 2007-08-13 2009-02-19 Hynix Semiconductor, Inc. Clock generating circuit of semiconductor memory apparatus
US8330446B2 (en) 2009-05-12 2012-12-11 Mediatek Inc. Calibration apparatus and calibration method thereof
US20120112794A1 (en) * 2010-11-04 2012-05-10 Kuan-Hua Chao Differential driver with calibration circuit and related calibration method
US8415979B2 (en) * 2010-11-04 2013-04-09 Mediatek Inc. Differential driver with calibration circuit and related calibration method

Also Published As

Publication number Publication date
US5621340A (en) 1997-04-15

Similar Documents

Publication Publication Date Title
USRE36781E (en) Differential comparator for amplifying small swing signals to a full swing output
US6084452A (en) Clock duty cycle control technique
US6366140B1 (en) High bandwidth clock buffer
JPH02260915A (en) Transistor circuit
US6281731B1 (en) Control of hysteresis characteristic within a CMOS differential receiver
US9000826B2 (en) Level shifting circuit with adaptive feedback
US6559687B1 (en) Rail-to-rail CMOS comparator
US20040155689A1 (en) Differential input receiver with hysteresis
US6489809B2 (en) Circuit for receiving and driving a clock-signal
US7167052B2 (en) Low voltage differential amplifier circuit for wide voltage range operation
US5221910A (en) Single-pin amplifier in integrated circuit form
US20050275463A1 (en) Low voltage differential amplifier circuit and bias control technique enabling accommodation of an increased range of input levels
US20070024367A1 (en) Operational amplifier and constant-current generation circuit using the same
US6492836B2 (en) Receiver immune to slope-reversal noise
US6828832B2 (en) Voltage to current converter circuit
KR100416378B1 (en) Phase splitter circuit
US20150333705A1 (en) High speed, rail-to-rail cmos differential input stage
US6275082B1 (en) Receiver with switched current feedback for controlled hysteresis
US7265585B2 (en) Method to improve current and slew rate ratio of off-chip drivers
US6194933B1 (en) Input circuit for decreased phase lag
US7313372B2 (en) Stable process induced correction bias circuitry for receivers on single-ended applications
JP3456849B2 (en) Signal transmission circuit, signal reception circuit and transmission / reception circuit, signal transmission method, signal reception method and signal transmission / reception method, and semiconductor integrated circuit and control method therefor
KR100305464B1 (en) Circuit and method for receiving system clock signals
US11581878B1 (en) Level shifter
KR100274154B1 (en) High low-noise ring oscillator delay cell

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

SULP Surcharge for late payment
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees