Images

Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
  • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
  • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
  • H01L23/4985—Flexible insulating substrates
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
  • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
  • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
  • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
  • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
  • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
  • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
  • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
  • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
  • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
  • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
  • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
  • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
  • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
  • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
  • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
  • H01L2224/321—Disposition
  • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
  • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
  • H01L2224/45001—Core members of the connector
  • H01L2224/45099—Material
  • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
  • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
  • H01L2224/45124—Aluminium (Al) as principal constituent
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
  • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
  • H01L2224/45001—Core members of the connector
  • H01L2224/45099—Material
  • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
  • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
  • H01L2224/45144—Gold (Au) as principal constituent
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
  • H01L2224/4805—Shape
  • H01L2224/4809—Loop shape
  • H01L2224/48091—Arched
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
  • H01L2224/481—Disposition
  • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
  • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
  • H01L2224/484—Connecting portions
  • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
  • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
  • H01L2224/491—Disposition
  • H01L2224/4912—Layout
  • H01L2224/49175—Parallel arrangements
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
  • H01L2224/732—Location after the connecting process
  • H01L2224/73201—Location after the connecting process on the same surface
  • H01L2224/73203—Bump and layer connectors
  • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
  • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
  • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
  • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
  • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
  • H01L2225/1047—Details of electrical connections between containers
  • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/42—Wire connectors; Manufacturing methods related thereto
  • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
  • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/42—Wire connectors; Manufacturing methods related thereto
  • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/42—Wire connectors; Manufacturing methods related thereto
  • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
  • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/0001—Technical content checked by a classifier
  • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/10—Details of semiconductor or other solid state devices to be connected
  • H01L2924/11—Device type
  • H01L2924/12—Passive devices, e.g. 2 terminal devices
  • H01L2924/1204—Optical Diode
  • H01L2924/12042—LASER
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/10—Details of semiconductor or other solid state devices to be connected
  • H01L2924/11—Device type
  • H01L2924/14—Integrated circuits
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
  • H01L2924/181—Encapsulation

Definitions

• the present invention relates to stacks in which a plurality of integrated circuit (IC) packages arranged in a stack are electrically connected in a desired fashion, and to methods of making such stacks.
• IC integrated circuit
• Various common approaches are used to increase memory capacity on a circuit board. Larger memory IC devices such as chips can be used, if available. The size of the circuit board can be increased in order to hold more IC chips. Vertical plug-in boards can be used to increase the height of the mother board.
• the memory devices can be stacked in pancake style (sometimes referred to as 3D packaging or Z-Stacking).
• the Z-Stacking approach interconnects from 2 to as many as 8 chips in a single component which can be mounted on the “footprint” of a single package device. This approach is the most volumetrically efficient.
• Package chips in TSOP (thin small outline package) or LCC (leadless chip carrier) form have been used for stacking, and are perhaps the easiest to use. Bare chips or dies have also been used, but the process for forming a stack thereof tends to be complex and not well adapted to automation.
• the chips In forming a stack of IC chips such as memory chips, the chips must be formed into a stack and at the same time must be electrically interconnected in the desired fashion.
• the chips which are mounted within packages therefor, have most of the electrical contacts thereof coupled in common or in parallel to contacts on a supporting substrate, and several unique contacts which are coupled individually to the substrate to the exclusion of the other chips.
• the prior art includes various different arrangements for electrically interconnecting the IC chips in a stack.
• electrical conductors which may comprise thin film metal on an insulating base may be disposed perpendicular to the planes of the planar chips so as to connect those conductors on each chip which are exposed through openings in an insulating layer.
• electrical connections may be accomplished by lead frames or solder strips extending along the sides of the stack and attached to the electrical contacts of the chips.
• Another common technique for providing the desired electrical interconnections in a chip stack is to form a stack of chips having bonding pads disposed on the chips adjacent the outer edges thereof. After assembling the stack of chips, the chip edges are ground flat and polished before sputtering an insulating layer thereon. The bonding pads on the edges of the chips are masked during the sputtering process to avoid covering them with the insulating layer. Next, a metal layer is sputtered onto the entire edge of the stack in conjunction with photomasking which forms conductive traces of the metal layer in desired locations for connecting the bonding pads.
• Each frame also has other conductive pads on the upper and lower surface thereof adjacent the outer edges of the frame, which are coupled to the conductive pads that receive the leads of the packaged chip by conductive traces and vias.
• a chip stack is then formed by stacking together a plurality of the chip packages and dipping the upper edges of the stack into molten solder to solder together the conductive pads adjacent the outer edges of the frames.
• the conductive pads adjacent the outer edges of the frame can be interconnected in a stair step arrangement, and pads on opposite sides of each frame can be coupled in offset fashion using vias, in order to achieve desired electrical interconnections of the various chips.
• a still further example is provided by copending application Ser. No. 08/935,216, filed Sep. 22, 1987 and entitled CHIP STACK AND METHOD OF MAKING SAME.
• Such application which is commonly assigned with the present application, describes formation of a stack of ball grid array IC packages by assembling a ribbon-like structure of thin, planar bases, each with plural terminals and an interconnecting conductive pattern thereon, and with the bases electrically interconnected by flex circuits extending therebetween.
• a different IC package is mounted on each base by soldering the balls of a ball grid array thereon to the terminals of the base.
• the bases alternate in orientation, so that alternate IC packages are joined to the tops and bottoms of the bases.
• the resulting arrangement is then folded over on itself, with IC packages being joined to adjacent bases using adhesive.
• the resulting chip stack is mounted on a substrate by soldering the balls of the ball grid array at the underside of the lowermost base at the bottom of the stack to the substrate.
• the conductive patterns on the bases and the interconnecting flex circuits form conductive pads which contact selected terminals of the various IC packages as the pads extend in alternating fashion through the stack between opposite sides of the stack.
• a still further example is provided by copending application Ser. No. 08/971,499, filed Nov. 17, 1997 and entitled METHOD OF MAKING CHIP STACKS.
• Such application which is commonly assigned with the present application, describes the making of a chip stack which begins with the formation of a plurality of panels having apertures therein and conductive pads on opposite sides thereof. Solder paste is deposited on the conductive pads prior to mounting plastic packaged IC chips within each of the apertures in each of the panels so that opposite leads thereof reside on the conductive pads at opposite sides of the apertures.
• the plural panels are then assembled into a stack, such as by use of a tooling jig which aligns the various panels and holds them together in compressed fashion.
• the assembled panel stack is heated so that the conductive paste solders the leads of the packaged chips to the conductive pads and interfacing conductive pads of adjacent panels together, to form a panel stack comprised of a plurality of chip package stacks.
• the individual chip package stacks are separated from the panel stack by cutting and breaking the stack. Score lines across the topmost panel and transverse slots within remaining panels therebelow result in the formation of strips of chip package stacks when longitudinal cuts are made through the panel stack. The remaining portions of the uppermost panel within such strips are then snapped along the score lines thereof to separate the individual chip package stacks from the strips.
• a still further example is provided by copending application Serial No. 09/073,254, filed May 5, 1998 and entitled CHIP STACK AND METHOD OF MAKING SAME.
• Such application which is commonly assigned with the present application, describes a stackable carrier made from plural layers of Kapton or other plastic material, and which may be made using conventional flex circuit techniques.
• the stackable carrier has a central opening, a plurality of stacking apertures extending through the thickness thereof between opposite surfaces of the carrier and a conductive pattern therein which extends between the central opening and the stacking apertures.
• An IC device is mounted within the central opening, and is electrically coupled to the conductive pattern such as by wire bonding or by soldering a ball grid array or other arrangement of contacts on the device directly to the conductive pattern, and is encapsulated therein with potting compound using conventional chip-on-board encapsulation technology, to form a single layer integrated circuit element.
• Conductive elements such as metallic balls are inserted into the stacking apertures, and are mounted therein using solder or conductive epoxy, so as to electrically contact the conductive pattern and form a stackable IC package.
• a stack of the IC packages is assembled by arranging a stack of the packages so that the metallic balls which protrude from a surface of each package are inserted into the stacking apertures of an adjacent package, where they are electrically and mechanically secured by solder or conductive epoxy. Balls mounted within the stacking apertures of a lowermost one of the IC packages protrude from the bottom surface thereof, so that the completed stack forms a ball grid array product.
• a stackable flex circuit IC package in accordance with the invention includes an IC device and a flex circuit comprised of a flexible base with a conductive pattern disposed thereon.
• the IC device is mounted within a central aperture in a frame, and the flex circuit is wrapped around at least one end portion of the frame so as to expose the conductive pattern thereat.
• the IC device is electrically coupled to the conductive pattern.
• the conductive pattern of the flex circuit is comprised of a plurality of spaced-apart conductors.
• a stack of the stackable flex circuit IC packages may be formed, and the plurality of spaced-apart conductors of the flex circuits of adjacent IC packages are electrically coupled, such as by use of anisotropic conductive epoxy.
• anisotropic conductive epoxy By pressing the adjacent IC packages together, the conductive epoxy forms connections between the adjacent IC packages in a vertical or Z-axis direction while maintaining the spaced-apart conductors of the conductive pattern within each flex circuit electrically isolated from one another.
• the chip is electrically coupled to the conductive pattern of the flex circuit using wire bonds coupled between conductive pads of the chip and the conductive pattern of the flex circuit.
• a potting compound is applied to encapsulate the chip and the wire bonds within the frame.
• the IC devices may comprise BGA (Ball Grid Array) devices, such as chip scale packages, ⁇ BGAs, flip chips, and the like, in which event an array of ball contacts or other conductive elements of the BGA device are disposed within apertures, formed such as by ablation, through the flexible base of the flex circuit.
• the balls of the grid pattern are soldered to the conductive pattern of the flex circuit to accomplish the electrical coupling.
• a potting compound is used to underfill a space between the surface of the chip having the ball grid array of contacts and the flexible base of the flex circuit.
• the frame may be of elongated configuration with opposite ends of the flex circuit being mounted on the opposite step down ends of the frame so as to extend thereover and expose the conductive pattern at each of such opposite ends of the frame.
• a stack of the IC packages is assembled, a lowermost one of the packages in the stack may be provided with a plurality of contacts on the conductive pattern at each of the opposite ends to facilitate coupling and electrical interconnection of the stack to a substrate board.
• the flex circuit extends across the central aperture in the frame, and the IC device is secured thereto within the aperture.
• the flex circuit may be provided with a central aperture therein in the region of the central aperture in the frame.
• the IC device is disposed in the central aperture of the flex circuit so that a bottom surface of the IC device is generally coplanar with an adjacent lower surface of the flex circuit opposite the frame.
• a central portion of the flex circuit has a plurality of holes ablated or otherwise formed therethrough in an array which corresponds with an array of conductive elements on the device.
• the conductive pattern is formed on the flex circuit so as to extend between the holes and four opposite edges of the flex circuit.
• conductive epoxy such as anisotropic conductive epoxy is applied to the exposed conductive pattern at the four sides of the frame, and the application of pressure between adjacent IC packages completes the electrical interconnections between the individual conductors of the conductive pattern of adjacent IC packages.
• a method of making a stackable flex circuit IC package in accordance with the invention includes the steps of providing a flex circuit with a conductive pattern thereon and providing a frame having an opening therein.
• the frame is secured onto the flex circuit so that the flex circuit is wrapped around at least one end of the frame to expose the conductive pattern at the at least one end.
• An IC device is secured to the flex circuit within the opening in the frame, and the device is electrically coupled to the conductive pattern on the flex circuit.
• the device is then encapsulated with epoxy.
• the flex circuit may be formed by sputtering or otherwise depositing a conductive layer on a layer of thin flexible base, followed by etching of the layer to form a desired conductive pattern.
• the electrical interconnection is accomplished by wire bonding the conductive pads of the chip to the conductive pattern of the flex circuit.
• the wire bonds are encapsulated as part of the step of encapsulating the chip with epoxy.
• the step of providing a flex circuit includes forming a matrix of holes through the flexible base to the conductive pattern of the flex circuit.
• the ball grid array or other conductive elements of the device are disposed within the matrix of holes and coupled to the conductive pattern such as by soldering.
• a space between the circuit and the device is underfilled with epoxy.
• a frame having an opening therein is placed over the chip and is attached to the flex circuit, such as by adhesive.
• the opposite edges of the flex circuit are then folded over the frame and are bonded, again such as by adhesive.
• FIG. 1 is a perspective view of a stackable flex circuit IC package in accordance with the invention:
• FIG. 2 is a block diagram of the successive steps of a method of making the IC package of FIG. 1 ;
• FIG. 3 is a top view of a flex circuit used in the IC package of FIG. 1 ;
• FIG. 4 is a bottom view of the flex circuit of FIG. 3 ;
• FIG. 5 is a perspective view of a frame used in the IC package of FIG. 1 ;
• FIG. 6 is a perspective view of the frame of FIG. 5 with the flex circuit of FIG. 3 mounted thereon;
• FIG. 7 is a perspective view of a bare memory chip or die used in the IC package of FIG. 1 ;
• FIG. 8 is a perspective view similar to that of FIG. 6 but with the chip of FIG. 7 mounted within a central opening in the frame and electrically coupled by wire bonds to the conductive pattern of the flex circuit;
• FIG. 9 is a sectional view of a portion of the IC package of FIG. 1 taken along the lines 9 — 9 thereof.
• FIG. 10 is a perspective view of a stack of two of the IC packages of FIG. 1 ;
• FIG. 11 is a sectional view of a portion of the stack of FIG. 10 taken along the line 11 — 11 thereof;
• FIG. 12 is an inverted perspective view of the stack of FIG. 10 showing the manner in which the lowermost IC package is provided with an array of contacts for mounting the stack on a substrate board;
• FIG. 13 is a sectional view similar to the view of FIG. 9 but showing an alternative arrangement of an IC package in which the IC device extends into a central aperture within the flex circuit;
• FIG. 14 is a top view of a flex circuit used in the IC package of FIG. 13 ;
• FIG. 15 is a bottom view of the flex circuit of FIG. 14 ;
• FIG. 16 is a perspective view of a stackable flex circuit IC package in accordance with the invention, which utilizes a BGA (Ball Grid Array) device;
• BGA Bit Grid Array
• FIG. 17 is an inverted perspective view of the IC package of FIG. 16 ;
• FIG. 18 is a block diagram of the successive steps of a method of making the IC package of FIG. 16 ;
• FIG. 19 is a top view of a flex circuit used in the IC package of FIG. 16 ;
• FIG. 20 is a bottom view of the flex circuit of FIG. 19 ;
• FIG. 21 is a perspective view of a BGA device used in the IC package of FIG. 16 ;
• FIG. 22 is a perspective view of the BGA device of FIG. 21 as it is mounted on the flex circuit of FIG. 19 ;
• FIG. 23 is a perspective view of a frame used in the IC package of FIG. 16 ;
• FIG. 24 is a perspective view similar to the view of FIG. 22 but with the frame of FIG. 23 mounted on the flex circuit together with the BGA device of FIG. 21 ;
• FIG. 25 is a sectional view of the IC package of FIG. 16 taken along the line 25 — 25 of FIG. 17 ;
• FIG. 26 is a perspective view of a stack of two of the IC packages of FIG. 16 ;
• FIG. 27 is an inverted perspective view of the stack of FIG. 26 ;
• FIG. 28 is a sectional view of a portion of the stack of FIG. 26 taken along the line 28 — 28 of FIG. 27 ;
• FIG. 29 is a sectional view of an alternative embodiment of a IC package in accordance with the invention.
• FIG. 1 depicts a stackable flex circuit IC package 10 in accordance with the invention.
• the IC package 10 includes a flex circuit 12 mounted on and wrapped around opposite ends 14 and 16 of an elongated frame 18 .
• the flex circuit 12 includes a conductive pattern 20 thereon which is exposed at the opposite ends 14 and 16 of the frame 18 . This facilitates electrical interconnection between adjacent IC packages when a stack of the IC packages 10 is formed, as described hereafter.
• the chip package 10 includes an IC device such as a memory chip or die which is hidden from view in FIG. 1 and which is shown and described in FIG. 7 hereafter.
• the memory chip is mounted within a central aperture 22 within the frame 18 where it is encapsulated by a quantity of potting compound in the form of epoxy 24 .
• FIG. 2 shows the successive steps of a method of making the IC package 10 .
• the flex circuit 12 is formed by depositing a conductive layer of metal and then etching the layer of metal to form the conductive pattern 20 , on a thin flexible base 32 .
• FIG. 3 is a top view of the flex circuit 12
• FIG. 4 is an opposite bottom view of the flex circuit 12 .
• the flex circuit 12 is of elongated configuration with opposite end portions 34 and 36 that are slightly narrower than an intermediate portion 38 therebetween.
• the flex circuit 12 is made using conventional flex circuit techniques.
• the base 32 is made of material such as Kapton or polyimide and is thin and flexible.
• the base 32 is several mils thick or less.
• the base 32 exists principally for the purpose of supporting the conductive pattern 20 thereon.
• the conductive pattern 20 comprises a thin layer of adhesiveless copper which is formed on the base 32 such as by sputtering.
• the layer of copper which can have a thickness ranging from just a few microns to as much as 25 microns, is etched to form individual conductors which are spaced apart by very small distances such as a few mils. A pitch of 4 mils between the individual conductors is possible. This greatly increases the routing density.
• the conductive pattern 20 is comprised of parallel, spaced-apart arrays of the individual conductors 40 at the opposite end portions 34 and 36 of the flex circuit 12 .
• the flex circuit 12 is shown and described as having the conductive pattern 20 on only one side of the flexible base 32 , the conductive pattern can be placed on both sides where desired to achieve various chip package configurations.
• a laser can be used to ablate holes through the base 32 which covers portions of the conductive pattern 20 .
• the copper of the conductive pattern 20 reflects the laser so as to be unaffected thereby.
• a second step 42 comprises forming the frame 18 .
• the frame 18 is of elongated configuration between the opposite ends 14 and 16 thereof and has the central aperture 22 therein.
• the opposite ends 14 and 16 are of ramp down configuration.
• the frame 18 is molded from high temperature heat resistant plastic.
• a third step 46 of the method of FIG. 2 the frame 18 is bonded on the intermediate portion 38 of the flex circuit 12 , and the end portions 34 and 36 are wrapped around and bonded to the ramp down ends of the frame 18 at the opposite ends 14 and 16 thereof.
• the bonding is accomplished using adhesive.
• the adhesive can be coated on the parts to be bonded, or a transfer adhesive can be used.
• FIG. 6 With the end portions 34 and 36 of the flex circuit 12 wrapped around and bonded to the ramp down ends of the frame 18 , the conductive pattern 20 at the end portions 34 and 36 of the flex circuit 12 is exposed at the ends 14 and 16 of frame 18 .
• an IC device in the form of a bare memory chip or die 50 is provided.
• the chip 50 which is shown in FIG. 7 , is of conventional configuration and has a plurality of terminals in the form of conductive pads 52 at opposite ends of an upper surface thereof.
• a fifth step 54 of the method of FIG. 2 the chip 50 is bonded to the intermediate portion 38 of the flex circuit 12 within the central opening or aperture 22 in the frame 18 , using epoxy. This disposes the conductive pads 52 of the chip 50 adjacent the individual conductors 40 of the conductive pattern 22 at the opposite ends 14 and 16 of the flex circuit 12 .
• the conductive pads 52 of the chip are wire bonded to the conductors 40 of the conductive pattern 20 at the ends 14 and 16 of the flex circuit 12 , to electrically couple the chip 50 to the conductive pattern 20 .
• FIGS. 8 and 9 show the resulting wire bonds 58 .
• the wire bonds 58 may be formed by wedge bonding gold or aluminum wire.
• a seventh step 60 of the method of FIG. 2 the chip 50 and the wire bonds 58 are encapsulated with the epoxy 24 shown in FIG. 1 .
• the epoxy 24 covers the chip 50 and the wire bonds 58 , and extends down around the peripheral edges of the chip 50 to seal the chip 50 in place within the frame 18 .
• the sectional view of FIG. 9 shows the manner in which the epoxy 24 covers and encapsulates the chip 50 and the wire bonds 58 . This completes the stackable flex IC package 10 .
• the stackable flex circuit IC package 10 utilizes readily available materials and well developed process techniques.
• the essence of the IC package 10 is the flex circuit 12 which routes connections from the chip 50 to peripheral positions at the ends 14 and 16 of the frame 18 , allowing the IC package 10 to be stacked.
• FIG. 10 shows a stack of two of the IC packages 10 . Because the conductive pattern 20 of the flex circuit 12 is exposed at the ends 14 and 16 of the frame 18 of each IC package 10 , electrical interconnections between the conductive patterns 20 of the adjacent IC packages 10 is readily accomplished using conductive epoxy. Such epoxy also joins the IC packages 10 together within the stack. While the stack shown in FIGS. 10-12 is comprised of two of the IC packages 10 , greater numbers of the IC packages 10 can be stacked by joining together each adjacent pair of the packages 10 in the manner described hereafter.
• FIG. 11 shows a quantity of conductive epoxy 70 placed between the conductive patterns 20 of the flex circuits 12 of the two different IC packages 10 of the stack.
• the conductive epoxy 70 which contains conductive polymer particles, is an anisotropic material which becomes conductive in a Z-axis or vertical direction when pressure is applied thereto.
• the conductive epoxy 70 is applied between the adjacent conductive patterns 20 at both ends 14 and 16 of the IC packages 10 .
• the epoxy comes in liquid or sheet form.
• the IC packages 10 are then pressed together, as heat is applied. After the epoxy is cured, the IC packages 10 are bonded together and the heat and pressure may be removed.
• the epoxy forms electrical connections in the vertical or Z-axis direction between the individual conductors 40 of the conductive patterns 20 of the adjacent IC packages 10 .
• electrical connections are not made in the lateral or horizontal direction. Consequently, the conductors 40 within each conductive pattern 20 remain electrically isolated from each other. There is no bridging between the conductors 40 in spite of the close pitch. This is advantageous over solder which tends to bridge between adjacent conductors and which requires a higher temperature.
• the lowermost one of the IC packages 10 is provided at a lower surface thereof with a plurality of contacts.
• FIG. 12 shows a bottom surface 72 of a lowermost one 74 of the IC packages 10 is provided with an array of contacts 76 thereon.
• the contacts 76 are electrically coupled to the conductors 40 of the conductive pattern 20 at the opposite ends 14 and 16 of the lowermost one 74 of the IC packages 10 .
• the contacts 74 are coupled, such as by soldering, to mating contacts on the surface of a substrate board (not shown) to mount the stack of IC packages 10 and electrically couple such IC packages 10 to the substrate board.
• FIG. 13 shows a variation of the IC package 10 which allows the IC package to be made somewhat thinner.
• An IC package 80 as shown in FIG. 13 is similar to the IC package 10 shown in FIGS. 1-12 , except that the chip 50 thereof extends to the bottom of the central aperture 22 within the frame 18 and a lower surface 82 of the chip 50 is coplanar with a lower surface 84 of the flex circuit 12 at the bottom of the frame 18 . This eliminates the thickness of that portion of the central or intermediate portion 38 of the flex circuit 12 which resides beneath the chip 50 , in the IC package 10 .
• FIGS. 14 and 15 are top and bottom views, respectively, of a flex circuit 86 used in the IC package 80 of FIG. 13 .
• the flex circuit 86 is like the flex circuit 12 of the IC package 10 , except for the presence of a central aperture 88 therethrough.
• the flex circuit 86 is mounted on and glued to the frame 18 including the opposite ends 14 and 16 thereof in the manner previously described in connection with the IC package 10 . With the flex circuit 86 mounted on the frame 18 in this fashion, the resulting package is open to the bottom thereof through the central aperture 22 of the frame 18 and the central aperture 88 in the flex circuit 86 .
• a piece of Kapton tape 90 is placed across the lower surface 84 of the flex circuit 86 so as to cover the central aperture 88 .
• the chip 50 is then lowered into place onto the Kapton tape 90 and is electrically coupled such as by wire bonding to the flex circuit 86 .
• the epoxy 24 is then deposited over and around the chip 50 , in the manner previously described.
• FIGS. 16 and 17 are upper and lower perspective views, respectively, of a stackable flex circuit IC package 100 for a IC package of the type having conductive elements protruding therefrom, according to the present invention.
• FIG. 18 is a block diagram of the successive steps of a method of making the IC package 100 .
• FIGS. 19 and 20 are top and bottom views of a flex circuit 102 used in the IC package 100 .
• FIG. 21 is a perspective view of an IC device 104 which may be used in the IC package 100 .
• the IC device 104 is a BGA device in the form of a ⁇ BGA package having a matrix of balls 106 on a surface thereof.
• other BGA devices with protruding contacts such as chip scale packages or flip chips, can be used in the IC package 100 .
• FIG. 18 shows the successive steps of a method of making the IC package 100 .
• the flex circuit 102 shown in FIGS. 19 and 20 is formed.
• a layer of conductive metal, such as copper, is deposited on a thin flexible base 114 and is etched to form a conductive pattern 112 .
• the conductive pattern 112 of the flex circuit 102 includes a plurality of separated conductors 116 , in the manner of the flex circuit 12 of the IC package 10 .
• each of the conductors 116 is routed to one of an array or grid of apertures 118 formed so as to extend through the thin flexible base 114 .
• the conductive pattern 112 formed by the conductors 116 extends to four opposite end portions 120 , 122 , 124 and 126 of the thin flexible base 114 .
• the apertures 118 may be ablated through the thin flexible base 114 using a laser. After the apertures 118 are ablated with the laser, the copper of the conductors 116 reflects the laser, and is unaffected by the laser.
• the array or grid of apertures 118 corresponds to the balls 106 on the BGA device 104 so as to receive the balls 106 therein when the BGA device 104 is mounted on the flex circuit 102 , as described hereafter.
• Ablation of the holes or apertures 118 through the center portion of the thin flexible base 114 of the flex circuit 102 is set forth as a second step 128 in the method of FIG. 18 .
• the BGA device 104 is provided.
• the array of balls 106 of the BGA device 104 are disposed in the apertures 118 in the flex circuit 102 and are soldered to the conductive pattern 112 on the opposite side of the flex circuit 102 .
• the conductive pattern 112 is comprised of the individual conductors 116 as shown in FIG. 19 .
• the individual balls 106 are soldered to contacts at the ends of the conductors 116 .
• the BGA device 104 is electrically coupled to parts of the conductive pattern 112 at the end portions 120 , 122 , 124 and 126 of the thin flexible base 114 of the flex circuit 102 .
• FIG. 22 shows the BGA device 104 as so mounted on the flex circuit 102 and with the balls 106 thereof soldered to the conductive pattern 112 .
• a relatively small space 134 exists between a surface of the BGA device 104 and the flex circuit 102 . This is because the balls 106 are larger than the thickness of the flexible base 114 .
• the space 134 is underfilled with epoxy.
• the underfilled epoxy 138 is shown in the sectional view of FIG. 25 .
• an anisotropic adhesive can be used as an alternative to soldering the balls 106 to the conductive pattern 112 and then underfilling with epoxy.
• the adhesive is spread on the flex circuit 102 , and the BGA device 104 is then placed thereon and cured. This connects the balls 106 to the circuit 102 and bonds the BGA device 104 to the flex circuit.
• a frame 142 is provided.
• the frame 142 has a central aperture 144 therein.
• the frame 142 may be made from heat resistant plastic.
• the frame 142 is placed over the IC package 104 and is attached to the central portion of the flex circuit 102 with adhesive. This is shown in FIG. 24 .
• the end portions 120 , 122 , 124 and 126 of the thin flexible base 114 of the flex circuit 102 are folded over the frame 142 and are secured in place with adhesive, to complete the stackable flex circuit IC package 100 .
• the completed IC package 100 is shown in FIGS. 16 and 17 . All four of the opposite edge portions of the IC package 100 expose the conductive pattern 112 thereat, in preparation for electrical coupling thereof to the conductive pattern of an adjacent IC package 100 when a stack of the IC packages 100 is formed.
• FIGS. 26 and 27 show a stack of two of the IC packages 100 .
• the stack of FIGS. 26 and 27 employs conductive epoxy and the application of pressure to form vertical or Z-axis conductive paths between the conductors 116 of adjacent portions of the conductive patterns of the IC packages 100 .
• the conductive epoxy is applied to the conductive pattern 112 at each of the end portions 120 , 122 , 124 and 126 of the thin flexible base 114 of the conductive pattern 112 .
• FIG. 28 is a sectional view of a portion of the stack of IC packages 100 shown in FIGS. 26 and 27 .
• a quantity of conductive epoxy 150 is placed between adjacent portions of the IC packages 100 .
• vertical or Z-axis conductive pads are formed between the conductors 116 within the adjacent conductive patterns 112 of the IC packages 100 .
• conductive balls 152 may be soldered to portions of the conductive pattern 112 opposite the balls 106 of the IC package 104 in a lowermost one 154 of the IC packages 100 . This facilitates mounting and electrical interconnection of the stack of FIGS. 26 and 27 on a substrate board.
• FIG. 29 is a sectional view of a variation of the stackable flex circuit IC package 100 in which the frame 142 is eliminated.
• This arrangement is particularly useful in cases where the IC device 104 is relatively large and the opposite top and bottom surfaces thereof are parallel. In such instances, the opposite edges of the IC device 104 function as the frame, with the end portions 120 , 122 , 124 and 126 of the thin flexible base 114 of the conductive pattern 112 being folded over and secured by adhesive thereto.
• the central portion of the flex circuit 102 is provided with the apertures 118 in the manner previously described, so that the balls 106 of the BGA device 104 are soldered to the conductive pattern 112 upon mounting of the IC package 104 .
• the space between the flex circuit 102 and the BGA device 104 is underfilled with epoxy in the manner previously described.
• FIG. 29 The arrangement of FIG. 29 is best employed in cases where the opposite surfaces of the IC device are parallel to each other.
• a frame can be molded to fit the chip, and is used in forming the IC package.
• stackable flex circuit IC packages described herein have a single IC device mounted therein, it will be apparent that packages can be assembled with more than one IC device therein. In such instances, the plural IC devices can be interconnected using multilayered flex circuits. Also, transposer layers can be made as an integral part of the flex circuit of each carrier or as separate boards between carriers when stacking carriers.

Abstract

Description

Claims (20)

Priority Applications (1)

Applications Claiming Priority (3)

Related Parent Applications (1)

Publications (1)

Family

ID=23181406

Family Applications (4)

Family Applications Before (3)

Country Status (6)

Cited By (6)

Families Citing this family (103)

Citations (109)

Family Cites Families (34)

• 1999
  • 1999-05-05 US US09/305,584 patent/US6323060B1/en not_active Expired - Lifetime
• 2000
  • 2000-05-05 EP EP00932131A patent/EP1192658A4/en not_active Withdrawn
  • 2000-05-05 WO PCT/US2000/012393 patent/WO2000067314A1/en not_active Application Discontinuation
  • 2000-05-05 JP JP2000616064A patent/JP2002543618A/en active Pending
  • 2000-05-05 KR KR1020017014056A patent/KR20020009605A/en not_active Application Discontinuation
  • 2000-11-03 US US09/706,015 patent/US6426549B1/en not_active Ceased
• 2001
  • 2001-06-25 US US09/888,792 patent/US6514793B2/en not_active Expired - Lifetime
• 2002
  • 2002-09-25 HK HK02106982.5A patent/HK1045759A1/en unknown
• 2004
  • 2004-07-27 US US10/900,073 patent/USRE39628E1/en not_active Expired - Lifetime

Patent Citations (110)