USRE40068E1 - Multi-layer circuit board having signal, ground and power layers - Google Patents

Multi-layer circuit board having signal, ground and power layers Download PDF

Info

Publication number
USRE40068E1
USRE40068E1 US10/888,966 US88896604A USRE40068E US RE40068 E1 USRE40068 E1 US RE40068E1 US 88896604 A US88896604 A US 88896604A US RE40068 E USRE40068 E US RE40068E
Authority
US
United States
Prior art keywords
wiring layer
insulating substrates
mil
circuit board
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/888,966
Inventor
Yu-Chiang Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Getac Technology Corp
Original Assignee
Mitac International Corp
Mitac Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitac International Corp, Mitac Technology Corp filed Critical Mitac International Corp
Priority to US10/888,966 priority Critical patent/USRE40068E1/en
Application granted granted Critical
Publication of USRE40068E1 publication Critical patent/USRE40068E1/en
Assigned to GETAC TECHNOLOGY CORP. reassignment GETAC TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MITAC INTERNATIONAL CORP.
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/024—Dielectric details, e.g. changing the dielectric material around a transmission line
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
    • H05K1/0298—Multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0313—Organic insulating material
    • H05K1/0353—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement
    • H05K1/0366—Organic insulating material consisting of two or more materials, e.g. two or more polymers, polymer + filler, + reinforcement reinforced, e.g. by fibres, fabrics
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/0145—Polyester, e.g. polyethylene terephthalate [PET], polyethylene naphthalate [PEN]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0183—Dielectric layers
    • H05K2201/0191—Dielectric layers wherein the thickness of the dielectric plays an important role
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/0929—Conductive planes
    • H05K2201/09327—Special sequence of power, ground and signal layers in multilayer PCB

Definitions

  • the invention relates to a multi-layer circuit board, more particularly to a multi-layer circuit board which can achieve impedance matching to result in reduced high speed signal reflection and reduced electromagnetic interference.
  • FIG. 1 shows a conventional multi-layer circuit board with a thickness of about 1.2 mm, which includes: first, second, third, fourth, fifth, sixth and seventh insulating substrates (A 1 ), (A 2 ), (A 3 ), (A 4 ), (A 5 ), (A 6 ), (A 7 ) disposed sequentially one above the other; a first signal wiring layer (S 1 ) disposed on one side of the first insulating substrate (A 1 ) opposite to the second insulating substrate (A 2 ); a first ground wiring layer (GND 1 ) disposed between the first and second insulating substrates (A 1 ) (A 2 ); a second signal wiring layer (S 2 ) disposed between the second and third insulating substrates (A 2 ), (A 3 ); a third signal wiring layer (S 3 ) disposed between the third and fourth insulating substrates (A 3 ), (
  • each of the first and seventh insulating substrates (A 1 ), (A 7 ) has a thickness (H 4 ) of about 2.5 mil.
  • Each of the second and sixth insulating substrates (A 2 ), (A 6 ) has a thickness (H 3 ) of about 8 mil.
  • Each of the third and fifth insulating substrates (A 3 ), (A 5 ) has a thickness (H 2 ) of about 5 mil.
  • the fourth insulating substrate (A 4 ) has a thickness (H 1 ) of about 8 mil.
  • the first signal wiring layer (S 1 ) has a first resistance (Rs 1 ) with respect to the first ground wiring layer (GND 1 ).
  • the second signal wiring layer (S 2 ) has a second resistance (Rs 2 ) with respect to the first ground wiring layer (GND 1 ) and the power wiring layer (POWER).
  • the third signal wiring layer (S 3 ) has a third resistance (Rs 3 ) with respect to the first ground wiring layer (GND 1 ) and the power wiring layer (POWER).
  • the fourth signal wiring layer (S 4 ) has a fourth resistance (Rs 4 ) with respect to the second ground wiring layer (GND 2 ) and the power wiring layer (POWER).
  • the fifth signal wiring layer (S 5 ) has a fifth resistance (Rs 5 ) with respect to the second ground wiring layer (GND 2 ).
  • the first and fifth resistances (Rs 1 ), (Rs 5 ) are about 44 ohms.
  • the second, third and fourth resistances (Rs 2 ), (Rs 3 ), (Rs 4 ) are about 51 ohms.
  • FIG. 2 shows a conventional multi-layer circuit board having a thickness of about 1.6 mm.
  • the 1.6 mm circuit board differs from the above-described 1.2 mm circuit board in that H 4 is equal to 9.5 mil, instead of 2.5 mil.
  • the first and fifth resistances (Rs 1 ), (Rs 5 ) are about 76.4 ohms.
  • the resistance between two adjacent wiring layers for a circuit board during high speed signal transmission is preferably within the range of 55 ⁇ 10% ⁇ , i.e., between 49.5 ⁇ and 60.5 ⁇ .
  • the first and fifth resistances (Rs 1 ), (Rs 5 ) being about 44 ohms, of the aforementioned conventional 1.2 mm circuit board fall outside the preferred range recommended by Intel, and there is additionally a difference of 7 ohms between the value of the first and fifth resistances (Rs 1 ), (Rs 5 ) and that of the second, third and fourth resistances (Rs 2 ), (Rs 3 ), (Rs 4 ) Such a difference will result in an impedance mismatch.
  • the reflection index for the 1.6 mm circuit board can be calculated in a similar manner and is found to be even higher, being 0.2. The signal reflection is therefore very serious, which results in considerable distortion of the waveform and poor signal quality.
  • the main object of the present invention is to provide a multi-layer circuit board which can achieve impedance matching to result in reduced high speed signal reflection and reduced electromagnetic interference.
  • a multi-layer. circuit board includes: first, second, third, fourth, fifth, sixth and seventh insulating substrates disposed sequentially one above the other; a first signal wiring layer disposed on one side of the first insulating substrate opposite to the second insulating substrate; a first ground wiring layer disposed between the first and second insulating substrates; a second signal wiring layer disposed between the second and third insulating substrates; a third signal wiring layer disposed between the third and fourth insulating substrates; a power wiring layer disposed between the fourth and fifth insulating substrates; a fourth signal wiring layer disposed between the fifth and sixth insulating substrates; a second ground wiring layer disposed between the sixth and seventh insulating substrates; and a fifth signal wiring layer disposed on one side of the seventh insulating substrate opposite to the sixth insulating substrate.
  • Each of the first and seventh insulating substrates has a thickness ranging from 2.5 to 6.5 mil.
  • Each of the second, fourth and sixth insulating substrates has a thickness ranging from 3 to 9 mil.
  • Each of the third and fifth insulating substrates has a thickness ranging from 3 to 23 mil.
  • the first signal wiring layer has a first resistance with respect to the first ground wiring layer.
  • the second signal wiring layer has a second resistance with respect to the first ground wiring layer and the power wiring layer.
  • the third signal wiring layer has a third resistance with respect to the first ground wiring layer and the power wiring layer.
  • the fourth signal wiring layer has a fourth resistance with respect to the second ground wiring layer and the power wiring layer.
  • the fifth signal wiring layer has a fifth resistance with respect to the second ground wiring layer.
  • the first, second, third, fourth and fifth resistances are within the range of 49.5 to 60.5 ohms.
  • FIG. 1 is a schematic view of a conventional multi-layer circuit board with a thickness of about 1.2 mm;
  • FIG. 2 is a schematic view of another conventional multi-layer circuit board with a thickness of about 1.6 mm;
  • FIG. 3 is a schematic view of the first preferred embodiment of a multi-layer circuit board with a thickness of about 1. 2 mm according to the present invention
  • FIG. 4 is a sectional view of the first preferred embodiment in part
  • FIG. 5 is another sectional view of the first preferred embodiment in part.
  • FIG. 6 is a schematic view of the second preferred embodiment of a multi-layer circuit board with a thickness of about 1.6 mm according to the present invention.
  • the first preferred embodiment of a multi-layer circuit board 2 with a thickness of about 1.2 mm is shown to include: first, second, third, fourth, fifth, sixth and seventh insulating substrates (B 1 ), (B 2 ), (B 3 ), (B 4 ), (B 5 ), (B 6 ), (B 7 ) disposed sequentially one above the other; a first signal wiring layer (S 1 ) disposed on one side of the first insulating substrate (B 1 ) opposite to the second insulating substrate (B 2 ); a first ground wiring layer (GND 1 ) disposed between the first and second insulating substrates (B 1 ), (B 2 ); a second signal wiring layer (S 2 ) disposed between the second and third insulating substrates (B 2 ), (B 3 ); a third signal wiring layer (S 3 ) disposed between the third and fourth insulating substrates (B 3 ), (B 4 ); a power wiring layer (POWER)
  • POWER power wiring layer
  • the first, second, third, fourth and fifth signal wiring layers (S 1 ), (S 2 ), (S 3 ), (S 4 ), (S 5 ) are generally made from copper coil.
  • the first and fifth signal wiring layers (S 1 ), (S 5 ) are adapted to be mounted with electronic components (not shown) thereon.
  • At least one of the first, third, fifth and seventh insulating substrates (B 1 ), (B 3 ), (B 5 ), (B 7 ) is made from a polyester prepreg.
  • At least one of the second, fourth and sixth insulating substrates (B 2 ), (B 4 ), (B 6 ) is made from a fibrous core material which contains paper or glass fibers.
  • each of the first and seventh insulating substrates (B 1 ), (B 7 ) has a thickness (H 4 ) ranging from 2.5 to 6.5 mil.
  • Each of the second and sixth insulating substrates (B 2 ), (B 6 ) has a thickness (H 3 ) ranging from 3 to 9 mil.
  • Each of the third and fifth insulating substrates (B 3 ), ( 5 ) has a thickness (H 2 ) ranging from 3 to 23 mil.
  • the fourth insulating substrate (B 4 ) has a thickness (H 1 ) ranging from 3 to 9 Mil.
  • the thicknesses (H 4 ) of the first and seventh insulating substrates (B 2 ), (B 7 ) are equal.
  • the thicknesses (H 3 ) of the second and sixth insulating substrates (B 2 ), (B 6 ) are equal.
  • the thicknesses (H 2 ) of the third and fifth insulating substrates (B 3 ), (B 5 ) are equal.
  • the first, second, third, fourth, fifth, sixth and seventh insulating substrates (B 1 ), (B 2 ), (B 3 ), (B 4 ), (B 5 ), (B 6 ), (B 7 ), the first, second, third, fourth and fifth signal wiring layers (S 1 ), (S 2 ), (S 3 ), (S 4 ), (S 5 ), and first and second ground wiring layers (GND 1 ), (GND 2 ), and the power wiring layer (POWER) are press-bonded to each other to form the circuit board 2 with a thickness of about 1.2 mm.
  • the third signal wiring layer (S 3 ) and the power wiring layer (POWER) are disposed to sandwich the fourth insulating substrate (B 4 ).
  • the second signal wiring layer (S 2 ) and the third signal wiring layer (S 3 ), and the fourth signal wiring layer (S 4 ) and the power wiring layer (POWER) are disposed to sandwich the third and fifth insulating substrates (B 3 ), (B 5 ), respectively.
  • the first ground wiring layer (GND 1 ) and the second signal wiring layer (S 2 ), and the fourth signal wiring layer (S 4 ) and second ground wiring layer (GND 2 ) are disposed to sandwich the second and sixth insulating substrates (B 2 ), (B 6 ).
  • first signal wiring layer (S 1 ) and the first ground wiring layer (GND 1 ), and the fifth signal wiring layer (S 5 ) and the second ground wiring layer (GND 2 ) are disposed to sandwich the first and seventh insulating substrates (B 1 ), (B 7 ) to constitute the 1.2 mm multi-layer circuit board 2 .
  • each of the first and fifth signal wiring layers (S 1 ), (S 5 ) has a thickness of about 1.4 mil.
  • Each of the second, third and fourth signal wiring layers (S 2 ), (S 3 ), (S 4 ), the first and second ground wiring layers (GND 1 ), (GND 2 ), and the power wiring layer (POWER) has a thickness of about 0.7 mil.
  • each of the third and fifth insulating substrates (B 3 ), (B 5 ) has a preferred thickness (H 2 ) ranging from 3 to 9 mil, more preferably 6 mil.
  • Each of the first and seventh insulating substrates (B 1 ), (B 7 ) has a preferred thickness (H 4 ) of 4.5 mil.
  • Each of the second, fourth, and sixth insulating substrates (B 2 ), (B 4 ), (B 6 ) has a preferred thickness (H 3 , H 1 ) of 6 ml.
  • the first signal wiring layer (S 1 ) has a first resistance (Rs 1 ) with respect to the first ground wiring layer (GND 1 ).
  • the second signal wiring layer (S 2 ) has a second resistance (Rs 2 ) with respect to the first ground wiring layer (GND 1 ) and the power wiring layer (POWER).
  • the third signal wiring layer (S 3 ) has a third resistance (Rs 3 ) with respect to the first ground wiring layer (GND 1 ) and the power wiring layer (POWER).
  • the fourth signal wiring layer (S 4 ) has a fourth resistance (Rs 4 ) with respect to the second ground wiring layer (GND 2 ) and the power wiring layer (POWER).
  • the fifth signal wiring layer (S 5 ) has a fifth resistance (Rs 5 ) with respect to the second ground wiring layer (Rs 2 ).
  • the first, second, third, fourth and fifth resistances (Rs 1 ), (Rs 2 ), (Rs 3 ), (Rs 4 ), (Rs 5 ) can be kept within the range of 49.5 to 60.5 ohms to thereby achieve impedance matching.
  • E R is the dielectric coefficient and is equal to 4.5
  • H 4 is the thickness of the first and seventh insulating substrates (B 1 ), (B 7 )
  • W is the width of traces of the first and fifth signal wiring layers (S 1 ), (S 5
  • the total thickness of the circuit board should be equal to 1.2 mm (equivalent to about 48 mil) or within a tolerance range thereof, as expressed by the Formula (5).
  • the preferred value of thickness of each of the insulating substrates can be obtained. That is, when H 1 , the thickness of the fourth insulating substrate (B 4 ) is within the range of 3 to 9 mil, H 1 is preferably equal to 6 mil.
  • H 2 the thickness of the third and fifth insulating substrates (B 3 ), (B 5 ) is within the range of 3 to 9 mil, H 2 is preferably equal to 6 mil.
  • the thickness of the second and sixth insulating substrates (B 2 ), (B 6 ) is within the range of 3 to 9 mil, H 3 is preferably equal to 6 mil.
  • H 4 the thickness of the first and seventh insulating substrates (B 1 ), (B 7 ) is within the range of 2.5 to 6.5 mil, H 4 is preferably equal to 4.5 mil.
  • the first and fifth resistances (Rs 1 ), (Rs 5 ) are about 58 ohms.
  • the second and third resistances (Rs 2 ), (Rs 3 ) are about 57 ohms.
  • the fourth resistance (Rs 4 ) is about 50 ohms.
  • FIG. 6 shows the second preferred embodiment of a multi-layer circuit board 2 ′ according to the present invention.
  • the circuit board 2 ′ is shown to include first, second, third, fourth, fifth, sixth and seventh insulating substrates (B 1 ′), (B 2 ′), (B 3 ′), (B 4 ′), (B 5 ′), (B 6 ′), (B 7 ′), first, second, third, fourth and fifth signal wiring layers (S 1 ), (S 2 ), (S 3 ), (S 4 ), (S 5 ), first and second ground wiring layers (GND 1 ), (GND 2 ), and a power wiring layer (POWER), all of which are press-bonded to each other to form the circuit board 2 ′ with a thickness of about 1.6 mm.
  • POWER power wiring layer
  • each of third and fifth insulating substrates (B 3 ′), (B 5 ′) has a thickness (H 2 ) ranging from 9 to 23 mil.
  • H 1 is preferably within the range of 3 to 9 mil, and is more preferably equal to 6 Mil.
  • H 2 is preferably within the range of 9 to 23 mil, and is more preferably equal to 16 mil.
  • H 3 is preferably within the range of 3 to 9 mil, and is more preferably equal to 6 mil.
  • H 4 is preferably within the range of 2.5 to 6.5 mil, and is more preferably equal to 4.5 mil.
  • the first and fifth resistances are about 60 ohms.
  • the second and third resistances are about 55 ohms.
  • the fourth resistance is about 60 ohms. All of these resistance values fall within the theoretical range recommended by Intel.
  • the multi-layer circuit board of the present invention has the following advantages:
  • the reflection indexes are substantially low as compared to those in the prior art. Therefore, reflection of high speed signals can be significantly reduced to make the circuit board highly suitable for high speed signal transmission.
  • the circuit board of this invention is suited for high speed signal layout to meet the current trend in the industry toward high speed signal development and to enhance market value of products and market competitiveness.

Abstract

A multi-layer circuit board includes first, second, third, fourth, fifth, sixth and seventh insulating substrates; first, second, third, fourth and fifth signal wiring layers; first and second ground wiring layers; and a power wiring layer. Each of the first and seventh insulating substrates has a thickness ranging from 2.5 to 6.5 mil. Each of the second, fourth and sixth insulating substrates has a thickness ranging from 3 to 9 mil. Each of the third and fifth insulating substrates has a thickness ranging from 3 to 23 mil. The first signal wiring layer has a first resistance with respect to the first ground wiring layer. The second signal wiring layer has a second resistance with respect to the first ground wiring layer and the power wiring layer. The third signal wiring layer has a third resistance with respect to the first ground wiring layer and the power wiring layer. The fourth signal wiring layer has a fourth resistance with respect to the second ground wiring layer and the power wiring layer. The fifth signal wiring layer has a fifth resistance with respect to the second ground wiring layer. The first, second, third, fourth and fifth resistances are within the range of 49.5 to 60.5 ohms.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to a multi-layer circuit board, more particularly to a multi-layer circuit board which can achieve impedance matching to result in reduced high speed signal reflection and reduced electromagnetic interference.
2. Description of the Related Art
According to industrial standards, multi-layer circuit boards with eight wiring layers generally include the 1.2 mm type and the 1.6 mm type. FIG. 1 shows a conventional multi-layer circuit board with a thickness of about 1.2 mm, which includes: first, second, third, fourth, fifth, sixth and seventh insulating substrates (A1), (A2), (A3), (A4), (A5), (A6), (A7) disposed sequentially one above the other; a first signal wiring layer (S1) disposed on one side of the first insulating substrate (A1) opposite to the second insulating substrate (A2); a first ground wiring layer (GND1) disposed between the first and second insulating substrates (A1) (A2); a second signal wiring layer (S2) disposed between the second and third insulating substrates (A2), (A3); a third signal wiring layer (S3) disposed between the third and fourth insulating substrates (A3), (A4); a power wiring layer (POWER) disposed between the fourth and fifth insulating substrates (A4), (A5); a fourth signal wiring layer (S4) disposed between the fifth and sixth insulating substrates (A5), (A6); a second ground wiring layer (GND2) disposed between the sixth and seventh insulating substrates (A6), (A7); and a fifth signal wiring layer (S5) disposed on one side of the seventh insulating substrate (A7) opposite to the sixth insulating substrate (A6) Each of the first, third, fifth and seventh insulating substrates (A1), (A3), (A5), (A7) is made from a polyester prepreg. Each of the second, fourth and sixth insulating substrates (A2) (A4), (A6) is made from a fibrous core material that contains paper or glass fibers.
In addition, each of the first and seventh insulating substrates (A1), (A7) has a thickness (H4) of about 2.5 mil. Each of the second and sixth insulating substrates (A2), (A6) has a thickness (H3) of about 8 mil. Each of the third and fifth insulating substrates (A3), (A5) has a thickness (H2) of about 5 mil. The fourth insulating substrate (A4) has a thickness (H1) of about 8 mil. The first signal wiring layer (S1) has a first resistance (Rs1) with respect to the first ground wiring layer (GND1). The second signal wiring layer (S2) has a second resistance (Rs2) with respect to the first ground wiring layer (GND1) and the power wiring layer (POWER). The third signal wiring layer (S3) has a third resistance (Rs3) with respect to the first ground wiring layer (GND1) and the power wiring layer (POWER). The fourth signal wiring layer (S4) has a fourth resistance (Rs4) with respect to the second ground wiring layer (GND2) and the power wiring layer (POWER). The fifth signal wiring layer (S5) has a fifth resistance (Rs5) with respect to the second ground wiring layer (GND2). The first and fifth resistances (Rs1), (Rs5) are about 44 ohms. The second, third and fourth resistances (Rs2), (Rs3), (Rs4) are about 51 ohms.
FIG. 2 shows a conventional multi-layer circuit board having a thickness of about 1.6 mm. The 1.6 mm circuit board differs from the above-described 1.2 mm circuit board in that H4 is equal to 9.5 mil, instead of 2.5 mil. Hence, the first and fifth resistances (Rs1), (Rs5) are about 76.4 ohms.
Due to their construction, the conventional multi-layer circuit boards shown in FIGS. 1 and 2 have the following disadvantages:
1. Serious High Speed Signal Reflection
According to the standard theoretical values determined by Intel, the resistance between two adjacent wiring layers for a circuit board during high speed signal transmission is preferably within the range of 55±10% Ω, i.e., between 49.5Ω and 60.5Ω. However, the first and fifth resistances (Rs1), (Rs5), being about 44 ohms, of the aforementioned conventional 1.2 mm circuit board fall outside the preferred range recommended by Intel, and there is additionally a difference of 7 ohms between the value of the first and fifth resistances (Rs1), (Rs5) and that of the second, third and fourth resistances (Rs2), (Rs3), (Rs4) Such a difference will result in an impedance mismatch. Thus, when a high speed signal is being transmitted through the conventional 1.2 mm circuit board and passes from the first or fifth wiring layer (S1) or (S5) to the second, third or fourth wiring layer (S2) or (S3) or (S4), reflection of the signal will result, thereby adversely affecting signal transmission. Likewise, the value of the first and fifth resistances (Rs1), (Rs5) of the aforementioned conventional 1.6 mm circuit board falls outside the theoretical range, and there is a large difference present between the value of the first and fifth resistances (Rs1), (Rs5) and that of the second, third and fourth resistances (Rs2), (Rs3), (Rs4). The reflection index of high-speed signals for the 1.2 mm circuit board can be calculated as follows: ρ = Z1 - Zo Z1 + Zo = Rs1 - Rs2 Rs1 + Rs2 = 0.07
The reflection index for the 1.6 mm circuit board can be calculated in a similar manner and is found to be even higher, being 0.2. The signal reflection is therefore very serious, which results in considerable distortion of the waveform and poor signal quality.
(2) Weakened magnetic flux counteraction
As reflection of high speed signals will generate standing waves, which will increase electromagnetic radiation of the high speed signals, the magnetic flux counteraction of the circuit board is weakened, thereby resulting in excessively high electromagnetic interference.
SUMMARY OF THE INVENTION
Therefore, the main object of the present invention is to provide a multi-layer circuit board which can achieve impedance matching to result in reduced high speed signal reflection and reduced electromagnetic interference.
Accordingly, a multi-layer. circuit board according to the present invention includes: first, second, third, fourth, fifth, sixth and seventh insulating substrates disposed sequentially one above the other; a first signal wiring layer disposed on one side of the first insulating substrate opposite to the second insulating substrate; a first ground wiring layer disposed between the first and second insulating substrates; a second signal wiring layer disposed between the second and third insulating substrates; a third signal wiring layer disposed between the third and fourth insulating substrates; a power wiring layer disposed between the fourth and fifth insulating substrates; a fourth signal wiring layer disposed between the fifth and sixth insulating substrates; a second ground wiring layer disposed between the sixth and seventh insulating substrates; and a fifth signal wiring layer disposed on one side of the seventh insulating substrate opposite to the sixth insulating substrate. Each of the first and seventh insulating substrates has a thickness ranging from 2.5 to 6.5 mil. Each of the second, fourth and sixth insulating substrates has a thickness ranging from 3 to 9 mil. Each of the third and fifth insulating substrates has a thickness ranging from 3 to 23 mil. The first signal wiring layer has a first resistance with respect to the first ground wiring layer. The second signal wiring layer has a second resistance with respect to the first ground wiring layer and the power wiring layer. The third signal wiring layer has a third resistance with respect to the first ground wiring layer and the power wiring layer. The fourth signal wiring layer has a fourth resistance with respect to the second ground wiring layer and the power wiring layer. The fifth signal wiring layer has a fifth resistance with respect to the second ground wiring layer. The first, second, third, fourth and fifth resistances are within the range of 49.5 to 60.5 ohms.
BRIEF DESCRIPTION OF THE DRAWINGS
Other features and advantages of the present invention will become apparent in the following detailed description of the preferred embodiments with reference to the accompanying drawings, of which:
FIG. 1 is a schematic view of a conventional multi-layer circuit board with a thickness of about 1.2 mm;
FIG. 2 is a schematic view of another conventional multi-layer circuit board with a thickness of about 1.6 mm;
FIG. 3 is a schematic view of the first preferred embodiment of a multi-layer circuit board with a thickness of about 1. 2 mm according to the present invention;
FIG. 4 is a sectional view of the first preferred embodiment in part;
FIG. 5 is another sectional view of the first preferred embodiment in part; and
FIG. 6 is a schematic view of the second preferred embodiment of a multi-layer circuit board with a thickness of about 1.6 mm according to the present invention.
 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Before the present invention is described in greater detail, it should be noted that like elements are denoted by the same reference numerals throughout the disclosure.
Referring to FIGS. 3 to 5, the first preferred embodiment of a multi-layer circuit board 2 with a thickness of about 1.2 mm according to the present invention is shown to include: first, second, third, fourth, fifth, sixth and seventh insulating substrates (B1), (B2), (B3), (B4), (B5), (B6), (B7) disposed sequentially one above the other; a first signal wiring layer (S1) disposed on one side of the first insulating substrate (B1) opposite to the second insulating substrate (B2); a first ground wiring layer (GND1) disposed between the first and second insulating substrates (B1), (B2); a second signal wiring layer (S2) disposed between the second and third insulating substrates (B2), (B3); a third signal wiring layer (S3) disposed between the third and fourth insulating substrates (B3), (B4); a power wiring layer (POWER) disposed between the fourth and fifth insulating substrates (B4), (B5); a fourth signal wiring layer (S4) disposed between the fifth and sixth insulating substrates (B5), (B6); a second ground wiring layer (GND2) disposed between the sixth and seventh insulating substrates (B6), (B7); and a fifth signal wiring layer (S5) disposed on one side of the seventh insulating substrate (B7) opposite to the sixth insulating substrate (B6). The first, second, third, fourth and fifth signal wiring layers (S1), (S2), (S3), (S4), (S5) are generally made from copper coil. The first and fifth signal wiring layers (S1), (S5) are adapted to be mounted with electronic components (not shown) thereon. At least one of the first, third, fifth and seventh insulating substrates (B1), (B3), (B5), (B7) is made from a polyester prepreg. At least one of the second, fourth and sixth insulating substrates (B2), (B4), (B6) is made from a fibrous core material which contains paper or glass fibers.
According to the present invention, each of the first and seventh insulating substrates (B1), (B7) has a thickness (H4) ranging from 2.5 to 6.5 mil. Each of the second and sixth insulating substrates (B2), (B6) has a thickness (H3) ranging from 3 to 9 mil. Each of the third and fifth insulating substrates (B3), (5) has a thickness (H2) ranging from 3 to 23 mil. The fourth insulating substrate (B4) has a thickness (H1) ranging from 3 to 9 Mil. Preferably, the thicknesses (H4) of the first and seventh insulating substrates (B2), (B7) are equal. The thicknesses (H3) of the second and sixth insulating substrates (B2), (B6) are equal. The thicknesses (H2) of the third and fifth insulating substrates (B3), (B5) are equal.
The first, second, third, fourth, fifth, sixth and seventh insulating substrates (B1), (B2), (B3), (B4), (B5), (B6), (B7), the first, second, third, fourth and fifth signal wiring layers (S1), (S2), (S3), (S4), (S5), and first and second ground wiring layers (GND1), (GND2), and the power wiring layer (POWER) are press-bonded to each other to form the circuit board 2 with a thickness of about 1.2 mm. During press-bonding of the circuit board 2, the third signal wiring layer (S3) and the power wiring layer (POWER) are disposed to sandwich the fourth insulating substrate (B4). Then, the second signal wiring layer (S2) and the third signal wiring layer (S3), and the fourth signal wiring layer (S4) and the power wiring layer (POWER) are disposed to sandwich the third and fifth insulating substrates (B3), (B5), respectively. The first ground wiring layer (GND1) and the second signal wiring layer (S2), and the fourth signal wiring layer (S4) and second ground wiring layer (GND2) are disposed to sandwich the second and sixth insulating substrates (B2), (B6). Finally, the first signal wiring layer (S1) and the first ground wiring layer (GND1), and the fifth signal wiring layer (S5) and the second ground wiring layer (GND2) are disposed to sandwich the first and seventh insulating substrates (B1), (B7) to constitute the 1.2 mm multi-layer circuit board 2.
According to the first preferred embodiment, each of the first and fifth signal wiring layers (S1), (S5) has a thickness of about 1.4 mil. Each of the second, third and fourth signal wiring layers (S2), (S3), (S4), the first and second ground wiring layers (GND1), (GND2), and the power wiring layer (POWER) has a thickness of about 0.7 mil. In addition, each of the third and fifth insulating substrates (B3), (B5) has a preferred thickness (H2) ranging from 3 to 9 mil, more preferably 6 mil. Each of the first and seventh insulating substrates (B1), (B7) has a preferred thickness (H4) of 4.5 mil. Each of the second, fourth, and sixth insulating substrates (B2), (B4), (B6) has a preferred thickness (H3, H1) of 6 ml. The first signal wiring layer (S1) has a first resistance (Rs1) with respect to the first ground wiring layer (GND1). The second signal wiring layer (S2) has a second resistance (Rs2) with respect to the first ground wiring layer (GND1) and the power wiring layer (POWER). The third signal wiring layer (S3) has a third resistance (Rs3) with respect to the first ground wiring layer (GND1) and the power wiring layer (POWER). The fourth signal wiring layer (S4) has a fourth resistance (Rs4) with respect to the second ground wiring layer (GND2) and the power wiring layer (POWER). The fifth signal wiring layer (S5) has a fifth resistance (Rs5) with respect to the second ground wiring layer (Rs2). With the thicknesses of the insulating substrates (B1), (B2), (B3), (B4), (B5), (B6), (B7) controlled to be within the aforementioned ranges, the first, second, third, fourth and fifth resistances (Rs1), (Rs2), (Rs3), (Rs4), (Rs5) can be kept within the range of 49.5 to 60.5 ohms to thereby achieve impedance matching.
The calculation of the approximate thickness of each of the insulating substrates (B1), (B2), (B3), (B4), (B5), (B6) and (B7) is explained in the following description.
Firstly, the value of the first and fifth resistances (Rs1), (R5) is calculated using the following Formula (1): Rs1 = Rs5 = 87 E R + 1.41 ⁢ 1 ⁢ n ⁢ { 5.98 ⁢ H4 0.8 ⁢ W = T1 } 1
wherein ER is the dielectric coefficient and is equal to 4.5; H4 is the thickness of the first and seventh insulating substrates (B1), (B7); W is the width of traces of the first and fifth signal wiring layers (S1), (S5) and is within the range of 2 to 8 mil and is equal to 5 mil in this preferred embodiment; and Ti is the thickness of the first and fourth signal wiring layer (S1), (S4) and is equal to 1.4 mil.
Next, the value of the second and third resistances (Rs2), (Rs3) is obtained using the following Formulae (2) and (3): Rs2 = Rs3 = 2 ⁢ YZ Y + Z } Y = 60 ER ⁢ 1 ⁢ n ⁢ { 8 ⁢ H ⁢ 3 0.67 ⁢ π ⁢   ⁢ W ⁡ ( 0.8 + T ⁢ 2 W ) } 2 Z = 60 ER ⁢ 1 ⁢ n ⁢ { 8 ⁢ ( H ⁢ 3 + H ⁢ 2 ) 0.67 ⁢ π ⁢   ⁢ W ⁡ ( 0.8 + T ⁢ 2 W ) } 3
wherein ER is the dielectric coefficient and is equal to 4.5; H3 is the thickness of the second and sixth insulating substrates (B2), (B6) and is equal to H1, the thickness of the fourth insulating substrate (B4); H2 is the thickness of the third and fifth insulating substrates (B3), (B5); T2 is the thickness of the second signal wiring layer (S2) and is equal to 0.7 mil, which is also the thickness of the third signal wiring layer (S3); and W is the width of traces of the second and third signal wiring layers (S2), (S3) and is within the range of 2 to 8 mil. In this preferred embodiment, W is equal to 5 mil.
The value of the fourth resistance (Rs4) is obtained using the following Formula (4): Rs4 = 60 ER ⁢ 1 ⁢ n ⁢ { 4 ⁢ ( H ⁢ 2 + H ⁢ 3 ) 0.67 ⁢ π ⁢   ⁢ W ⁡ ( 0.8 + T ⁢ 2 W ) } 4
wherein ER is the dielectric coefficient and is equal to 4.5; 1H3 is the thickness of the second and sixth insulating substrates (B2), (B6); H2 is the thickness of the third and fifth insulating substrates (B3), (B5); T2 is the thickness of the fourth signal wiring layer (S4) and is equal to 0.7 mil; and W is the width of traces of the fourth signal wiring layer (S4) and is within the range of 2 to 8 mil. In this preferred embodiment, W is equal to 5 mil.
2H4+2H3+2H2+1H1+2T1+6T2=48 mil 5
In addition, the total thickness of the circuit board should be equal to 1.2 mm (equivalent to about 48 mil) or within a tolerance range thereof, as expressed by the Formula (5). Based on the above Formula (5), the preferred value of thickness of each of the insulating substrates can be obtained. That is, when H1, the thickness of the fourth insulating substrate (B4) is within the range of 3 to 9 mil, H1 is preferably equal to 6 mil. When H2, the thickness of the third and fifth insulating substrates (B3), (B5) is within the range of 3 to 9 mil, H2 is preferably equal to 6 mil. When H3, the thickness of the second and sixth insulating substrates (B2), (B6) is within the range of 3 to 9 mil, H3 is preferably equal to 6 mil. When H4, the thickness of the first and seventh insulating substrates (B1), (B7) is within the range of 2.5 to 6.5 mil, H4 is preferably equal to 4.5 mil. Under this condition, the first and fifth resistances (Rs1), (Rs5) are about 58 ohms. The second and third resistances (Rs2), (Rs3) are about 57 ohms. The fourth resistance (Rs4) is about 50 ohms. All of these resistance values fall within the theoretical range of 49.5 to 60.5 ohms recommended by Intel for high speed signal transmission. Besides, the total thickness of the circuit board 2 fulfills the Formula (5) in which 2H4+2H3+2H2+1H1+2T1+6T2=2×4.5 mil+2×6 mil+1×6 mil+2×1.4 mil+6×0.7 mil=46 mil=1.2 mm (within tolerance range).
FIG. 6 shows the second preferred embodiment of a multi-layer circuit board 2′ according to the present invention. The circuit board 2′ is shown to include first, second, third, fourth, fifth, sixth and seventh insulating substrates (B1′), (B2′), (B3′), (B4′), (B5′), (B6′), (B7′), first, second, third, fourth and fifth signal wiring layers (S1), (S2), (S3), (S4), (S5), first and second ground wiring layers (GND1), (GND2), and a power wiring layer (POWER), all of which are press-bonded to each other to form the circuit board 2′ with a thickness of about 1.6 mm. This preferred embodiment differs from the previous embodiment in that each of third and fifth insulating substrates (B3′), (B5′) has a thickness (H2) ranging from 9 to 23 mil. After a calculation based on the above formulae, the following preferred values for H1, H2, H3 and H4 are obtained. H1 is preferably within the range of 3 to 9 mil, and is more preferably equal to 6 Mil. H2 is preferably within the range of 9 to 23 mil, and is more preferably equal to 16 mil. H3 is preferably within the range of 3 to 9 mil, and is more preferably equal to 6 mil. H4 is preferably within the range of 2.5 to 6.5 mil, and is more preferably equal to 4.5 mil. As such, the first and fifth resistances are about 60 ohms. The second and third resistances are about 55 ohms. The fourth resistance is about 60 ohms. All of these resistance values fall within the theoretical range recommended by Intel.
Accordingly, the multi-layer circuit board of the present invention has the following advantages:
1. Reduced High Speed Signal Reflection
Since the resistances in both of the first and second preferred embodiments all fall within the recommended range of 55Ω±10%, the reflection indexes are substantially low as compared to those in the prior art. Therefore, reflection of high speed signals can be significantly reduced to make the circuit board highly suitable for high speed signal transmission.
2. Reduced Electromagnetic Interference
As a result of reduced high speed signal reflection, generation of standing waves in not likely. Hence, magnetic flux counteraction can be enhanced to reduce electromagnetic interference to meet current EMI standards.
3. Better Adaptability for High Speed Signal Layout
In view of the aforementioned advantages, the circuit board of this invention is suited for high speed signal layout to meet the current trend in the industry toward high speed signal development and to enhance market value of products and market competitiveness.
4. Enhanced Layout Time Efficiency
Due to impedance matching, there is no need to alter the width of traces of the signal wiring layers, thereby improving the layout time efficiency.
While the present invention has been described in connection with what is considered the most practical and preferred embodiments, it is understood that this invention is not limited to the disclosed embodiments but is intended to cover various arrangements included within the spirit and scope of the broadest interpretation so as to encompass all such modifications and equivalent arrangements.

Claims (17)

1. A multi-layer circuit board comprising:
first, second, third, fourth, fifth, sixth and seventh insulating substrates disposed sequentially one above the other;
a first signal wiring layer disposed on one side of said first insulating substrate opposite to said second insulating substrate;
a first ground wiring layer disposed between said first and second insulating substrates;
a second signal wiring layer disposed between said second and third insulating substrates;
a third signal wiring layer disposed between said third and fourth insulating substrates;
a power wiring layer disposed between said fourth and fifth insulating substrates;
a fourth signal wiring layer disposed between said fifth and sixth insulating substrates;
a second ground wiring layer disposed between said sixth and seventh insulating substrates; and
a fifth signal wiring layer disposed on one side of said seventh insulating substrate opposite to said sixth insulating substrate;
wherein each of said first and seventh insulating substrates has a thickness ranging from 2.5 to 6.5 mil;
wherein each of said second, fourth and sixth insulating substrates has a thickness ranging from 3 to 9 mil;
wherein each of said third and fifth insulating substrates has a thickness ranging from 3 to 23 mil;
wherein said first signal wiring layer has a first resistance with respect to said first ground wiring layer, said second signal wiring layer having a second resistance with respect to said first ground wiring layer and said power wiring layer, said third signal wiring layer having a third resistance with respect to said first ground wiring layer and said power wiring layer, said fourth signal wiring layer having a fourth resistance with respect to said second ground wiring layer and said power wiring layer, said fifth signal wiring layer having a fifth resistance with respect to said second ground wiring layer; and
wherein said first, second, third, fourth and fifth resistances are within the range of 49.5 to 60.5 ohms.
2. The multi-layer circuit board of claim 1, wherein at least one of said first, third, fifth and seventh insulating substrates is made from a polyester prepreg.
3. The multi-layer circuit board of claim 1, wherein at least one of said second, fourth and sixth insulating substrates is made from a fibrous core material.
4. The multi-layer circuit board of claim 3, wherein the core material contains paper fibers.
5. The multi-layer circuit board of claim 3, wherein the core material contains glass fibers.
6. The multi-layer circuit board of claim 1, wherein the thicknesses of said first and seventh insulating substrates are equal.
7. The multi-layer circuit board of claim 1, wherein the thicknesses of said second and sixth insulating substrates are equal.
8. The multi-layer circuit board of claim 1, wherein the thicknesses of said third and fifth insulating substrates are equal.
9. The multi-layer circuit board of claim 1, wherein:
each of said first and fifth signal wiring layers has a thickness of about 1.4 mil; and
each of said second, third and fourth signal wiring layers, said first and second ground wiring layers, and said power wiring layer has a thickness of about 0.7 mil.
10. The multi-layer circuit board of claim 1, wherein each of said third and fifth insulating substrates has a thickness ranging from 3 to 9 mil.
11. The multi-layer circuit board of claim 10, wherein:
each of said first and seventh insulating substrates has a thickness of 4.5 mil;
each of said second, third, fourth, fifth and sixth insulating substrates has a thickness of 6 mil; and
said first, second, third, fourth, fifth, sixth and seventh insulating substrates, said first, second, third, fourth and fifth signal wiring layers, said first and second ground wiring layers, and said power wiring layer are press-bonded to each other to form said circuit board with a thickness of about 1.2 mm.
12. The multi-layer circuit board of claim 1, wherein each of said third and fifth insulating substrates has a thickness ranging from 9 to 23 mil.
13. The multi-layer circuit board of claim 12, wherein:
each of said first and seventh insulating substrates has a thickness of 4.5 mil;
each of said second, fourth and sixth insulating substrates has a thickness of 6 mil;
each of said third and fifth insulating substrates has a thickness of 16 mil; and
said first, second, third, fourth, fifth, sixth and seventh insulating substrates, said first, second, third, fourth and fifth signal wiring layers, said first and second ground wiring layers, and said power wiring layer are press-bonded to each other to form said circuit board with a thickness of about 1.6 mm.
14. A multi-layer circuit board comprising:
first, second, third, fourth, fifth, sixth and seventh insulating substrates disposed sequentially one above the other;
a first signal wiring layer disposed on one side of said first insulating substrate opposite to said second insulating substrate;
a first wiring layer disposed between said first and second insulating substrates;
a second signal wiring layer disposed between said second and third insulating substrates;
a third signal wiring layer disposed between said third and fourth insulating substrates;
a second wiring layer disposed between said fourth and fifth insulating substrates;
a fourth signal wiring layer disposed between said fifth and sixth insulating substrates;
a third wiring layer disposed between said sixth and seventh insulating substrates; and
a fifth signal wiring layer disposed on one side of said seventh insulating substrate opposite to said sixth insulating substrate;
wherein each of said first and seventh insulating substrates has a thickness ranging from 2.5 to 6.5 mil;
wherein each of said second, fourth and sixth insulating substrates has a thickness ranging from 3 to 9 mil;
wherein each of said third and fifth insulating substrates has a thickness ranging from 3 to 23 mil;
wherein a signal trace of said first signal wiring layer has a first resistance with respect to said first wiring layer, a signal trace of said second signal wiring layer having a second resistance with respect to said first and second wiring layers, a signal trace of said third signal wiring layer having a third resistance with respect to said first and second wiring layers, a signal trace of said fourth signal wiring layer having a fourth resistance with respect to said second and third wiring layers, a signal trace of said fifth signal wiring layer having a fifth resistance with respect to said third wiring layer; and
wherein said first, second, third, fourth and fifth resistances are within the range of 49.5 to 60.5 ohms.
15. The multi-layer circuit board of claim 14 , wherein one of said first, second, and third wiring layers is a ground wiring layer.
16. The multi-layer circuit board of claim 14 , wherein one of said first, second, and third wiring layers is a power wiring layer.
17. The multi-layer circuit board of claim 14 , wherein said first, second, and third wiring layers are a first ground wiring layer, a power wiring layer, and a second ground wiring layer, respectively.
US10/888,966 2001-03-06 2004-07-09 Multi-layer circuit board having signal, ground and power layers Expired - Lifetime USRE40068E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/888,966 USRE40068E1 (en) 2001-03-06 2004-07-09 Multi-layer circuit board having signal, ground and power layers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/800,412 US6417460B1 (en) 2001-03-06 2001-03-06 Multi-layer circuit board having signal, ground and power layers
US10/888,966 USRE40068E1 (en) 2001-03-06 2004-07-09 Multi-layer circuit board having signal, ground and power layers

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/800,412 Reissue US6417460B1 (en) 2001-03-06 2001-03-06 Multi-layer circuit board having signal, ground and power layers

Publications (1)

Publication Number Publication Date
USRE40068E1 true USRE40068E1 (en) 2008-02-19

Family

ID=25178313

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/800,412 Ceased US6417460B1 (en) 2001-03-06 2001-03-06 Multi-layer circuit board having signal, ground and power layers
US10/888,966 Expired - Lifetime USRE40068E1 (en) 2001-03-06 2004-07-09 Multi-layer circuit board having signal, ground and power layers

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/800,412 Ceased US6417460B1 (en) 2001-03-06 2001-03-06 Multi-layer circuit board having signal, ground and power layers

Country Status (1)

Country Link
US (2) US6417460B1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002076267A (en) * 2000-08-22 2002-03-15 Hitachi Ltd Radio transmitter
US6548858B2 (en) 2001-03-06 2003-04-15 Mitac International Corp. Multi-layer circuit board
JP4079699B2 (en) * 2001-09-28 2008-04-23 富士通株式会社 Multilayer wiring circuit board
US7230187B2 (en) * 2003-12-22 2007-06-12 Nokia Corporation Printed wire board and associated mobile terminal
US20050225955A1 (en) * 2004-04-09 2005-10-13 Hewlett-Packard Development Company, L.P. Multi-layer printed circuit boards
US9401330B1 (en) * 2009-10-13 2016-07-26 Altera Corporation IC package with non-uniform dielectric layer thickness
DE102021201486A1 (en) 2021-02-17 2022-08-18 Robert Bosch Gesellschaft mit beschränkter Haftung Printed circuit board, method for creating a layout for a printed circuit board and control device for a vehicle with a printed circuit board

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3798762A (en) * 1972-08-14 1974-03-26 Us Army Circuit board processing
US4285780A (en) * 1978-11-02 1981-08-25 Schachter Herbert I Method of making a multi-level circuit board
US4526835A (en) * 1981-03-04 1985-07-02 Hitachi, Ltd. Multi-layer printed circuit board and process for production thereof
US4675789A (en) * 1984-12-28 1987-06-23 Fujitsu Limited High density multilayer printed circuit board
US4830704A (en) * 1988-01-29 1989-05-16 Rockwell International Corporation Method of manufacture of a wiring board
US5010641A (en) * 1989-06-30 1991-04-30 Unisys Corp. Method of making multilayer printed circuit board
US5400039A (en) * 1991-12-27 1995-03-21 Hitachi, Ltd. Integrated multilayered microwave circuit
US5719750A (en) * 1994-02-21 1998-02-17 Mitsubishi Denki Kabushiki Kaisha Multilayer printed wiring board with plurality of ground layers forming separate ground planes
US5786630A (en) * 1996-08-07 1998-07-28 Intel Corporation Multi-layer C4 flip-chip substrate
US5796587A (en) * 1996-06-12 1998-08-18 International Business Machines Corporation Printed circut board with embedded decoupling capacitance and method for producing same
US5840382A (en) * 1992-05-28 1998-11-24 Murata Mfg. Co., Ltd. Electronic part with laminated substrates having different dielectric constants
US6191475B1 (en) * 1997-11-26 2001-02-20 Intel Corporation Substrate for reducing electromagnetic interference and enclosure
US6229095B1 (en) * 1998-10-01 2001-05-08 Nec Corporation Multilayer wiring board
US6261467B1 (en) * 1998-01-08 2001-07-17 International Business Machines Corporation Direct deposit thin film single/multi chip module

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3798762A (en) * 1972-08-14 1974-03-26 Us Army Circuit board processing
US4285780A (en) * 1978-11-02 1981-08-25 Schachter Herbert I Method of making a multi-level circuit board
US4526835A (en) * 1981-03-04 1985-07-02 Hitachi, Ltd. Multi-layer printed circuit board and process for production thereof
US4675789A (en) * 1984-12-28 1987-06-23 Fujitsu Limited High density multilayer printed circuit board
US4830704A (en) * 1988-01-29 1989-05-16 Rockwell International Corporation Method of manufacture of a wiring board
US5010641A (en) * 1989-06-30 1991-04-30 Unisys Corp. Method of making multilayer printed circuit board
US5400039A (en) * 1991-12-27 1995-03-21 Hitachi, Ltd. Integrated multilayered microwave circuit
US5840382A (en) * 1992-05-28 1998-11-24 Murata Mfg. Co., Ltd. Electronic part with laminated substrates having different dielectric constants
US5719750A (en) * 1994-02-21 1998-02-17 Mitsubishi Denki Kabushiki Kaisha Multilayer printed wiring board with plurality of ground layers forming separate ground planes
US5796587A (en) * 1996-06-12 1998-08-18 International Business Machines Corporation Printed circut board with embedded decoupling capacitance and method for producing same
US5786630A (en) * 1996-08-07 1998-07-28 Intel Corporation Multi-layer C4 flip-chip substrate
US6191475B1 (en) * 1997-11-26 2001-02-20 Intel Corporation Substrate for reducing electromagnetic interference and enclosure
US6261467B1 (en) * 1998-01-08 2001-07-17 International Business Machines Corporation Direct deposit thin film single/multi chip module
US6229095B1 (en) * 1998-10-01 2001-05-08 Nec Corporation Multilayer wiring board

Also Published As

Publication number Publication date
US6417460B1 (en) 2002-07-09

Similar Documents

Publication Publication Date Title
US5571608A (en) Apparatus and method of making laminate an embedded conductive layer
USRE39766E1 (en) Multi-layer circuit board
US7478472B2 (en) Method of making circuitized substrate with signal wire shielding
JPH1140915A (en) Printed wiring board
US9392683B2 (en) Multi-layer printed circuit boards having properties suitable for layer reduction design
EP3334259A1 (en) Pcb transmission lines having reduced loss
CN110556198B (en) Shielded flat cable
US7542303B2 (en) Printed circuit board
US20050083147A1 (en) Circuit board and method in which the impedance of a transmission-path is selected by varying at least one opening in a proximate conductive plane
USRE40068E1 (en) Multi-layer circuit board having signal, ground and power layers
JP2007096159A (en) Multilayer printed wiring board
US6326557B1 (en) Multi-layer circuit board
US6384340B1 (en) Multi-layer circuit board
US6548858B2 (en) Multi-layer circuit board
JPH05191056A (en) Printed wiring board
CN207969077U (en) A kind of printed circuit board
JPH1168313A (en) Printed wiring board
JP2002299840A (en) Multilayer circuit board
JP2904135B2 (en) Printed wiring board
CN1248554C (en) Technology for laminating 6-layer circuit board suitable for high-speed signals and its product
US20030098177A1 (en) Multi-layer circuit board
JP2002299815A (en) Multilayered circuit board
JPH1168414A (en) Transmission line with shielded line
JP2002299816A (en) Multilayered circuit board
US20090267711A1 (en) High frequency circuit

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: GETAC TECHNOLOGY CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MITAC INTERNATIONAL CORP.;REEL/FRAME:025865/0128

Effective date: 20110214

FPAY Fee payment

Year of fee payment: 12