|Veröffentlichungsdatum||17. Aug. 2010|
|Eingetragen||22. Apr. 2005|
|Prioritätsdatum||22. Juli 1999|
|Auch veröffentlicht unter||US6551872|
|Veröffentlichungsnummer||11113454, 113454, US RE41538 E1, US RE41538E1, US-E1-RE41538, USRE41538 E1, USRE41538E1|
|Erfinder||James A. Cunningham|
|Ursprünglich Bevollmächtigter||Cunningham James A|
|Zitat exportieren||BiBTeX, EndNote, RefMan|
|Patentzitate (52), Nichtpatentzitate (4), Referenziert von (2), Klassifizierungen (47), Juristische Ereignisse (4)|
|Externe Links: USPTO, USPTO-Zuordnung, Espacenet|
This application is a based upon provisional application Ser. No. 60/150,156 filed Aug. 20, 1999, now abandoned and is a continuation-in-part application of U.S. patent application Ser. No. 09/619,587 filed on Jul. 19, 2000 which, in turn, is based upon prior filed provisional application Ser. No. 60/145,036 filed Jul. 22, 1999, the entire disclosures of all of which are incorporated herein by reference.
The present invention relates to the field of integrated circuits and integrated circuit manufacturing, and more particularly, to making interconnection structures with enhanced electromigration resistance, and while not significantly increasing the resistivity of the metal.
A metal interconnect system in wide use in the later 1990's included an Al+Cu alloy interconnect line clad on each side with a barrier metal, and combined with planarized tungsten plugs for vias. A via is the structure that provides the electrical connection from one vertical level of interconnects to the next. The system saw wide acceptance in the industry, especially for high performance logic applications, such as microprocessor chips. The system was perceived as satisfactory, except that a severe degradation in electromigration resistance was noted on test patterns with multiple levels of interconnects and tungsten plug vias, versus test patterns using one interconnect level and no vias.
As much as a 100 times reduction in median-time-to-failure (T50) values, or more, were noted. One technical paper covering this phenomenon in detail is by R. G. Filippi et al., entitled, “The Effect of Copper Concentration on the Electromigration of Layered Aluminum-Copper (Ti-AlCu-Ti) Metallurgy With Tungsten Diffusion Barriers.” The paper appears in the 1992 VMIC Conference Proceedings, on page 359. The researchers showed that the copper doping is swept away from the tungsten in the direction of current flow. The aluminum, then depleted of its copper, electromigrates rapidly and voids appear at or near the W/Al interface. Increasing the concentration of copper helps to a limited extent, but degrades the resistivity. Stripes with a close by “reservoir” of copper also showed improvement, but none of these measures completely solved the problem. In general, the phenomenon may be referred to as a flux divergence at a dissimilar material interface.
A similar phenomenon has been noted in a copper system with tungsten plugs. This was reported, for example, by Kazuhide Abe, et al., and coworkers in a paper entitled, “Cu Damascene Interconnects with Crystallographic Texture Control and Its Electromigration Performance,” and appears in the IEEE 1998 Reliability Physics Symposium Proceedings on page 342.
The widely-accepted dual Damascene copper systems does not use tungsten plugs between interconnect levels, but does employ a barrier metal. This barrier layer lies, in general, between the upper surface of a copper interconnect and the bottom of an overlying copper via. Thus, some flux divergence may occur at this interface at high current density. The location of the copper metal depletion depends on the direction of current flow. For example, if the current flows up into overlying metal, this is the area of voiding and damage.
In view of the foregoing background, it is therefore an object of the invention to provide a integrated circuit processing method which eliminates or significantly diminishes the flux divergence phenomenon such that little degradation of electromigration resistance occurs at the via structures relative to other regions in the interconnect system.
Another object of the invention is to provide a thin, hardened alloy skin on selected copper surfaces to reduce electromigration resistance and/or provide for passivation.
These and other objects, features and advantages in accordance with the present invention are provided by a method for making an integrated circuit device comprising forming at least one interconnect structure adjacent a substrate by forming at least one barrier layer, forming a doped copper seed layer on the at least one barrier layer, and forming a copper layer on the doped copper seed layer. The method may further comprise annealing the integrated circuit device after forming the copper layer to diffuse the dopant from the doped copper seed layer into grain boundaries of the copper layer. The doped copper seed layer may include at least one of calcium, cadmium, zinc, neodymium, tellurium, and ytterbium as a dopant to provide the enhanced electromigration resistance.
Forming the copper layer may comprise plating the copper layer. In addition, forming the copper layer may comprise forming the copper layer to include at least one of calcium, cadmium, zinc, neodymium, tellurium, and ytterbium as a dopant. In some embodiments, the dopant in the seed layer may be sufficient so that no additional dopant is needed in the copper layer.
The method may further comprise forming at least one dielectric layer adjacent the substrate, and forming at least one opening in the at least one dielectric layer for receiving the at least one interconnect structure therein. Forming the at least one barrier layer may include forming at least one barrier layer comprising metal. The barrier layer may comprise one of tantalum nitride and tantalum silicon nitride. Alternately, the barrier layer may include cobalt and phosphorous. The method may also include forming a displacement plated copper layer on which the at least one barrier layer is formed.
Another aspect of the invention relates to an integrated circuit device. More particularly, the device may include a substrate, at least one dielectric layer adjacent the substrate and having at least one opening therein, and at least one interconnect structure in the at least one opening. The interconnect structure may comprise at least one barrier layer adjacent the at least one opening, a doped copper seed layer on the at least one barrier layer, and a copper layer on the doped copper seed layer. The copper layer may comprise grain boundaries adjacent the doped copper seed layer containing dopant therein. These grain boundaries may be filled during an annealing step during processing. The doped copper seed layer may comprise at least one of calcium, cadmium, zinc, neodymium, tellurium, and ytterbium as a dopant. If desired, the copper layer may also comprise at least one of calcium, cadmium, zinc, neodymium, tellurium, and ytterbium as a dopant.
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout, and prime notation is used in an alternate embodiment to indicate similar elements.
Referring initially to
As shown in
As shown in
By selection of relatively inert metals, such as Pd or Pt, the invention also tends to passivate the temporarily exposed surface of the copper until the next step in the process is underway. This reduces oxidation and staining of the copper.
Alternatively, the copper interconnect 15 may be displacement plated following its delineation by CMP as is normally used in the Damascene approach as will be appreciated by those skilled in the art. In other words, in other embodiments, the entire upper surface could be displacement plated as described herein.
Several metals have higher reduction potentials than copper, that is, are more noble than copper. Selected reduction potentials are as follows: Ag+→Ag, 0.8 volts; Au+→Au, 1.7 volts; Pd++→Pd, 0.95 volts; Ir+++→Ir, 1.2 volts; Rh++→Rh, 0.6 volts; Hg++→Hg, 0.8 volts; Pt++→Pt, 1.2 volts, Copper itself exhibits a single electrode potential of Cu+→Cu, 0.52 volts. Any metal in a simple ion solution which has a reduction potential more positive than copper will spontaneously oxidize the copper and plate itself onto the copper as the metal. The displacement plating can be achieved using simple ion chemistries, such as sulfates or chlorides as will be appreciated by those skilled in the art. A monolayer or more will form depending on the porosity of the coating. A metal which is less noble than copper, such as cadmium, Cd+→Cd, −0.4 volts, will not undergo the displacement reaction with copper.
After the formation of the very thin metal coating or plating layer 20, an anneal is preferably performed sometime in the wafer processing flow so that the metal is driven into the copper a few atomic layers downward. For palladium, for example, considering the bulk diffusion constant of Pd through Cu, the diffusion length √ Dt for an anneal of one hour at 450° C. is about 100 Å. Thus a zone of roughly 100 Å of Cu+Pd alloy wold be characterized by a marked increase in electromigration resistance due primarily, in this case, to a reduced rate of material transport from lattice diffusion processes.
Palladium and other metals listed above may not have ideal metallurgical characteristics which lend themselves towards the reduction of material transport rates due to high current density effects. In this case, however, the dopants would exist in high concentration. This is a factor which would tend to offset negative factors and which might contribute to their efficacy.
The deposition method described is not an electroless plating process. Thus, the coating or plating layer 20 thickness is self-limiting, and does not tend to coat the adjacent dielectric material 16. For this reason, the concentration of the metal in the aqueous plating bath 24 and the plating time are not critical as will be readily appreciated by those skilled in the art.
The rise in resistivity in the narrow zone of copper near the surface would be large with the high concentration of dopant. But, since the thickness of the effected layer is so narrow, the added via resistance would be small.
Such a treatment will tend to form a more stable transition from the barrier metal to the undoped or lightly-doped copper of the seed layer 22, reducing material transport rates during high current density periods.
In order to similarly protect the copper metal 23 on the upper side of the barrier layer 21, the seed layer 22 upon which the copper is plated may be sputter deposited with dopants. For example, the seed layer 22 cold be 300-500 Å thick, sputter deposited, and contain 0.2 to 3 at.% Cd or Zn. The copper seed layer 22 could also include at least one of calcium, neodymium, tellurium, and ytterbium.
Alternatively, as explained with reference to
As scaling down into submicron dimensions continues in the semiconductor industry, the deposition of a uniform and conformal barrier metal into contact and via openings becomes increasingly difficult. This holds true for coating methods, such as sputtering and to a somewhat lesser extent for CVD methods. But plating methods, such as electroless plating, offer improved conformality. Various metal barrier films deposited by electroless methods have been studied. For example, some of these results appear in E. J. O'Sullivan et al., “Electrolessly deposited diffusion barriers for microelectronics,” IBM J. Res. Dev. Vol. 42, No. 5, September 1998, p. 607; and Milan Paunovic et al., “Electrochemically Deposited Diffusion Barriers,” J. Electrochem. Soc., 141, No. 7, July 1994, p. 1843. This work showed that out of several candidates, a barrier of Co+P gave the best results. Electroless “Co(P)” did not interdiffuse with copper even with extended heating at 400° C. This alloy may be plated to dielectric surfaces by activation with PdCl2, as will be readily appreciated by those skilled in the art.
Referring now additionally to
First and second nitride layers 37 and 41 are shown adjacent the top and bottom, respectively, of a second dielectric layer 42 which act as etch stops as will be appreciated by those skilled in the art. A third dielectric layer 43 is provided on the upper etch stop layer 41 in the illustrated embodiment. A second barrier layer 44 is also provided to line or coat the opening for the second interconnect line 45 as will also be appreciated by those of skill in the art of Damascene copper technology. The upper surface portion of the copper interconnect layer 45 will be polished flush in a subsequent step as will be understood by those skilled in the art.
In accordance with another important aspect of the invention, a doped copper seed layer 46 is provided on which the copper interconnect layer 45 is formed. This doped copper seed layer may be deposited by sputtering. Alternately, an all electrochemically formed copper-based interconnect may be formed by first forming the electrolessly deposited barrier layer 44 as shown, and then electroplating the doped seed layer 46 on the activated barrier layer. The activation may be accomplished by displacement or electrolessly plating a very thin layer of a more noble metal, such as Pd, Pt, Ag or Au, for example, as discussed above.
Following the doped seed layer 46 deposition, the thick copper or copper alloy film 45 may be built up by electroplating, for example. The doped copper or copper alloy seed layer 46 may have a higher dopant concentration than the bulk interconnect layer 45 increasing the process latitude. The doped copper seed layer 46 may include a dopant comprising at least one of calcium, cadmium, zinc, neodymium, tellurium, and ytterbium. Such a system provides an electromigration resistant via in both current directions as will be appreciated by those skilled in the art. Of course, in some embodiments, the bulk copper interconnect layer 45 may also include the same or other such dopants to enhance electromigration resistance as described herein.
Other related concepts and discussions are provided in the following U.S. patent applications: Ser. No. 09/045,610, filed Mar. 20, 1998; Ser. No. 09/148,096 filed on Sep. 4, 1998; Ser. No. 09/271,179 filed on Mar. 17, 1999; Ser. No. 09/289,331 filed on Apr. 9, 1999; Ser. No. 09/619,587 filed on Jul. 19, 2000; Ser. No. 60/150,156 filed on Aug. 20, 1999; Ser. No. 60/153,400 filed on Sep. 10, 1999; and Ser. No. 60/159,068 filed on Oct. 12, 1999. The entire disclosure of each of these applications is incorporated herein by reference.
Many modifications and other embodiments of the invention will come to the mind of one skilled in the art having the benefit of the teachings presented in the foregoing descriptions and the associated drawings. Therefore, it is to be understood that the invention is not to be limited to the specific embodiments disclosed, and that other modifications and embodiments are intended to be included within the scope of the appended claims.
|US4233067||8. Jan. 1979||11. Nov. 1980||Sumitomo Electric Industries, Ltd.||Soft copper alloy conductors|
|US4592891||19. Apr. 1985||3. Juni 1986||Nippon Mining Co., Ltd.||Corrosion-resistant copper alloy|
|US4732731||26. Aug. 1986||22. März 1988||The Furukawa Electric Co., Ltd.||Copper alloy for electronic instruments and method of manufacturing the same|
|US4750029||26. März 1987||7. Juni 1988||Mitsubishi Shindoh Co., Ltd.||Copper base lead material for leads of semiconductor devices|
|US4908275||25. Febr. 1988||13. März 1990||Nippon Mining Co., Ltd.||Film carrier and method of manufacturing same|
|US4986856||14. Sept. 1989||22. Jan. 1991||The Furukawa Electric Co., Ltd.||Fine copper wire for electronic instruments and method of manufacturing the same|
|US5130274||5. Apr. 1991||14. Juli 1992||International Business Machines Corporation||Copper alloy metallurgies for VLSI interconnection structures|
|US5143867||13. Febr. 1991||1. Sept. 1992||International Business Machines Corporation||Method for depositing interconnection metallurgy using low temperature alloy processes|
|US5592024||28. Okt. 1994||7. Jan. 1997||Kabushiki Kaisha Toshiba||Semiconductor device having a wiring layer with a barrier layer|
|US5624506||30. Sept. 1994||29. Apr. 1997||Kabushiki Kaisha Kobe Seiko Sho||Copper alloy for use in electrical and electronic parts|
|US5674787||16. Jan. 1996||7. Okt. 1997||Sematech, Inc.||Selective electroless copper deposited interconnect plugs for ULSI applications|
|US5694184||30. Juli 1996||2. Dez. 1997||Kabushiki Kaisha Toshiba||Liquid crystal display device|
|US5695810 *||20. Nov. 1996||9. Dez. 1997||Cornell Research Foundation, Inc.||Use of cobalt tungsten phosphide as a barrier material for copper metallization|
|US5719447||30. Mai 1995||17. Febr. 1998||Intel Corporation||Metal alloy interconnections for integrated circuits|
|US5789320||23. Apr. 1996||4. Aug. 1998||International Business Machines Corporation||Plating of noble metal electrodes for DRAM and FRAM|
|US5830563||20. Nov. 1996||3. Nov. 1998||Nec Corporation||Interconnection structures and method of making same|
|US6037257||8. Mai 1997||14. März 2000||Applied Materials, Inc.||Sputter deposition and annealing of copper alloy metallization|
|US6037664||31. März 1998||14. März 2000||Sematech Inc||Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer|
|US6060892||22. Dez. 1997||9. Mai 2000||Tokyo Electron Limited||Probe card attaching mechanism|
|US6066892||14. Mai 1998||23. Mai 2000||Applied Materials, Inc.||Copper alloy seed layer for copper metallization in an integrated circuit|
|US6077780||3. Dez. 1997||20. Juni 2000||Advanced Micro Devices, Inc.||Method for filling high aspect ratio openings of an integrated circuit to minimize electromigration failure|
|US6100194||22. Juni 1998||8. Aug. 2000||Stmicroelectronics, Inc.||Silver metallization by damascene method|
|US6100195||28. Dez. 1998||8. Aug. 2000||Chartered Semiconductor Manu. Ltd.||Passivation of copper interconnect surfaces with a passivating metal layer|
|US6136707||2. Okt. 1999||24. Okt. 2000||Cohen; Uri||Seed layers for interconnects and methods for fabricating such seed layers|
|US6140234||20. Jan. 1998||31. Okt. 2000||International Business Machines Corporation||Method to selectively fill recesses with conductive metal|
|US6143422||5. Febr. 1998||7. Nov. 2000||Sumitomo Metal Industries, Ltd.||Surface-treated steel sheet having improved corrosion resistance after forming|
|US6147402||10. Juli 1998||14. Nov. 2000||International Business Machines Corporation||Refractory metal capped low resistivity metal conductor lines and vias|
|US6157081||10. März 1999||5. Dez. 2000||Advanced Micro Devices, Inc.||High-reliability damascene interconnect formation for semiconductor fabrication|
|US6174799||5. Jan. 1999||16. Jan. 2001||Advanced Micro Devices, Inc.||Graded compound seed layers for semiconductors|
|US6180523||13. Okt. 1998||30. Jan. 2001||Industrial Technology Research Institute||Copper metallization of USLI by electroless process|
|US6181012 *||27. Apr. 1998||30. Jan. 2001||International Business Machines Corporation||Copper interconnection structure incorporating a metal seed layer|
|US6197688||12. Febr. 1998||6. März 2001||Motorola Inc.||Interconnect structure in a semiconductor device and method of formation|
|US6214728||20. Nov. 1998||10. Apr. 2001||Chartered Semiconductor Manufacturing, Ltd.||Method to encapsulate copper plug for interconnect metallization|
|US6249055||3. Febr. 1998||19. Juni 2001||Advanced Micro Devices, Inc.||Self-encapsulated copper metallization|
|US6268291 *||3. Dez. 1998||31. Juli 2001||International Business Machines Corporation||Method for forming electromigration-resistant structures by doping|
|US6303498||20. Aug. 1999||16. Okt. 2001||Taiwan Semiconductor Manufacturing Company||Method for preventing seed layer oxidation for high aspect gap fill|
|JP1028337Y2||Titel nicht verfügbar|
|JP1056842B||Titel nicht verfügbar|
|JP2230756A||Titel nicht verfügbar|
|JP9157775A||Titel nicht verfügbar|
|JP10008167A||Titel nicht verfügbar|
|JP60110868A||Titel nicht verfügbar|
|JP62127438A||Titel nicht verfügbar|
|JP62133050A||Titel nicht verfügbar|
|JPH108167A||Titel nicht verfügbar|
|JPH02230756A||Titel nicht verfügbar|
|JPH09157775A||Titel nicht verfügbar|
|JPS6428337A||Titel nicht verfügbar|
|JPS6456842A||Titel nicht verfügbar|
|JPS60110868A||Titel nicht verfügbar|
|JPS62127438A||Titel nicht verfügbar|
|JPS62133050A||Titel nicht verfügbar|
|1||Abe et al., "Cu Damascene Interconnects with Crystallographic Texture Control and its Electromigration Performance", Jun. 1998, 36.sup.th Annual International Reliability Physics Symposium, pp. 342-347.|
|2||Filippi, et al. "The Effect of Copper Concentration on the Electromigration Lifetime of Layered Aluminum-Copper (Ti-AlCu-Ti) Metallurgy with Tungsten Diffusion Barriers", Jun. 1992, VMIC Conference, pp. 359-365.|
|3||O'Sullivan et al. "Electrolessly Deposited Diffusion Barriers for Microelectronics"; Sep. 1998, IBM J. Res. Develop vol. 42, No. 5, pp. 607-619.|
|4||Paunovic et al. "Electrochemically Deposited Diffusion Barriers"; Jul. 1994; J. Electrochem Soc., vol. 141, No. 7, pp. 1843-1850, The Electrochemical Society, Inc.|
|Zitiert von Patent||Eingetragen||Veröffentlichungsdatum||Antragsteller||Titel|
|US9295163 *||30. Mai 2013||22. März 2016||Dyi-chung Hu||Method of making a circuit board structure with embedded fine-pitch wires|
|US20140352135 *||30. Mai 2013||4. Dez. 2014||Dyi-chung Hu||Circuit board structure with embedded fine-pitch wires and fabrication method thereof|
|US-Klassifikation||438/225, 438/618, 257/758, 438/622, 438/637, 257/762, 257/750, 438/677, 257/765, 257/752, 257/E21.585, 257/E21.175, 257/E21.467, 438/663, 438/678, 438/687, 257/E21.469, 438/638, 257/751, 438/675|
|Internationale Klassifikation||H01L21/768, H01L23/532, H01L23/522, H01L23/48, H01L21/8238|
|Unternehmensklassifikation||H01L23/5226, H01L23/53238, H01L21/76883, H01L21/76858, H01L21/76886, H01L21/76849, H01L21/76843, H01L2221/1089, H01L21/76873, H01L2924/0002, H01L21/76877, H01L21/76864|
|Europäische Klassifikation||H01L21/768C8, H01L21/768C4P, H01L23/522E, H01L21/768C3B8, H01L23/532M1C4, H01L21/768C3S2, H01L21/768C3D4D, H01L21/768C4, H01L21/768C3B, H01L21/768C3D2D|
|8. Dez. 2009||AS||Assignment|
Owner name: BECK SEMICONDUCTOR LLC, NEVADA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CUNNINGHAM, JAMES A.;REEL/FRAME:023617/0350
Effective date: 20050304
|22. Sept. 2010||FPAY||Fee payment|
Year of fee payment: 8
|7. Dez. 2010||AS||Assignment|
Owner name: INTELLECTUAL VENTURES I LLC, DELAWARE
Free format text: MERGER;ASSIGNOR:BECK SEMICONDUCTOR LLC;REEL/FRAME:025466/0973
Effective date: 20101207
|24. Sept. 2014||FPAY||Fee payment|
Year of fee payment: 12