USRE43235E1 - Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator - Google Patents
Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator Download PDFInfo
- Publication number
- USRE43235E1 USRE43235E1 US12/789,856 US78985610A USRE43235E US RE43235 E1 USRE43235 E1 US RE43235E1 US 78985610 A US78985610 A US 78985610A US RE43235 E USRE43235 E US RE43235E
- Authority
- US
- United States
- Prior art keywords
- block
- memory
- display
- pixels
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/14—Display of multiple viewports
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/363—Graphics controllers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
Definitions
- This invention relates to computer-graphics systems, and more particularly to frame buffers split among multiple blocks in memory.
- VLSI very-large-scale-integration
- the SOC can include an on-chip static random-access memory (SRAM).
- Program running on the SOC's CPU can access data from an on-chip read-only-memory (ROM) and write data to the on-chip SRAM.
- ROM read-only-memory
- DRAM dynamic-random-access memory
- Some accesses of the external DRAM may still be needed to load a very large program into the SRAM, or to fetch very large data files. Once these are stored and fetched, the external DRAM can be powered down while the program and frame buffer are located and executed within the on-chip SRAM. Use of the on-chip SRAM also improves performance, as SRAM access times are faster than access times to the external DRAM.
- the SOC may include a graphics controller that continuously reads pixel data from a frame buffer and sends these pixels off-chip from the SOC to a display.
- the display can be a small liquid crystal display (LCD) that requires little power, or other compact display.
- the frame buffer can be a portion of the on-chip SRAM that is written by the CPU when updating the display. Using the internal SRAM for the frame buffer can further save power, since external accesses of an external frame-buffer memory are avoided.
- a display of 320 ⁇ 240 pixels having one byte per pixel requires 76,000 bytes, which fits in a 100 Kilo-Byte (KB) SRAM.
- KB Kilo-Byte
- a more colorful display using 16 bits per pixel requires about 150 KB, which is larger than the 100 KB SRAM.
- the frame buffer could be split among the on-chip SRAM and the external DRAM.
- all software programs running on the CPU expect the frame buffer to be a single, continuous block of address. Re-writing the many programs that can run on the CPU to allow for a split frame buffer is not practical. Programs are written expecting a conventional frame buffer with a contiguous block of addresses.
- What is desired is a SOC that supports a frame buffer that can be split among multiple blocks of memory in the internal SRAM and the external DRAM.
- a graphics controller that can re-assemble pixels from the multiple blocks is desirable.
- a SOC that has a high-power display mode that splits the frame buffer between the on-chip SRAM and the external DRAM, and with a low-power display mode that only uses the on-chip SRAM is desired. It is further desired that the frame buffer appear to be a single, contiguous block of memory to programs executing on the CPU.
- FIG. 1 is a block diagram of a System-On-a-Chip (SOC) with a multi-block frame buffer.
- SOC System-On-a-Chip
- FIG. 2 is a memory-map diagram showing CPU writes to the frame buffer.
- FIG. 3 is a memory-map diagram showing display-refresh fetches from the multi-block frame buffer.
- FIG. 4 shows page translation
- FIG. 5 is a diagram of refresh address generation for fetching frame-buffer pixels from multiple physical blocks.
- FIG. 6 is a display-timing diagram showing a block ending in the middle of a display line.
- FIG. 7 is a display-timing diagram showing a block ending after the end of a display line in the off-screen area.
- FIG. 8A shows a display that is refreshed with pixels from the on-chip SRAM and from the external SDRAM.
- FIG. 8B shows a reduced-size display mode that is refreshed with pixels from the on-chip SRAM.
- the present invention relates to an improvement in frame buffers.
- the following description is presented to enable one of ordinary skill in the art to make and use the invention as provided in the context of a particular application and its requirements.
- Various modifications to the preferred embodiment will be apparent to those with skill in the art, and the general principles defined herein may be applied to other embodiments. Therefore, the present invention is not intended to be limited to the particular embodiments shown and described, but is to be accorded the widest scope consistent with the principles and novel features herein disclosed.
- FIG. 1 is a block diagram of a System-On-a-Chip (SOC) with a multi-block frame buffer.
- SOC 10 is a single-chip system that communicates with external peripherals 26 and display 29 .
- CPU 12 executes program instructions from ROM. 16 or from internal on-chip SRAM 22 , or from external synchronous DRAM (SDRAM) 28 through external memory controller 20 .
- Memory management unit (MMU) 14 translates logical addresses from CPU 10 into physical addresses. MMU 14 can perform memory-page swapping and other functions.
- Peripherals 26 can include a keypad or pointing device that inputs commands or selections from a user. Peripherals 26 can include other devices, such as a speaker, light-emitting diode lights, cable connectors, etc.
- I/O controller 18 has registers that can be read and written by CPU 12 over internal bus 15 to communicate with and control peripherals 26 . Timers, direct-memory access (DMA), or other I/O controller functions may be included in I/O controller 18 .
- DMA direct-memory access
- Graphics display controller 24 drives a stream of pixels to external display 29 to refresh the display. These pixels are fetched from a frame buffer in on-chip SRAM 22 for low-power display modes when the entire frame buffer fits inside SRAM 22 . However, for higher-resolution, higher-color, higher-power display modes the frame buffer does not completely fit in SRAM 22 . Instead, the frame buffer is divided among two or more blocks. At least one block is in SRAM 22 , but one or more other blocks are located in external SDRAM 28 .
- Graphics display controller 24 contains address-generation and boundary-checking logic to fetch some pixels from SRAM 22 , while other pixels are fetched from SDRAM 28 using external memory controller 20 .
- Programs running on CPU 12 update the display by writing pixels to a single-block frame buffer in the logical address space.
- MMU 14 translates these memory accesses from CPU 12 into the physical addresses of multiple blocks in SRAM 22 and SDRAM 28 .
- programs see a frame buffer with a single memory block, but graphics display controller 24 sees a frame buffer with multiple memory blocks.
- FIG. 2 is a memory-map diagram showing CPU writes to the frame buffer.
- Programs running on CPU 12 update the display by over-writing pixels in the frame buffer. These programs write pixels using virtual address within virtual address space 30 .
- the frame buffer is a continuous block of virtual address that include virtual blocks 32 , 34 .
- the starting address and size of the frame buffer are set by the application program or operating system depending on the current graphics mode.
- MMU 14 translates the virtual address from CPU 12 into a physical address for the memory.
- the physical address is within physical address space 40 , which includes both on-chip addresses 90 in the on-chip SRAM, and external addresses 92 in the external SDRAM.
- the frame buffer is split among two blocks in this example.
- Display block A is virtual block 32 in virtual address space 30 , but physical block 42 in physical address space 40 .
- Pixels to block 32 are translated by MMU to addresses within block 42 so that the pixels are written to on-chip SRAM.
- Display block B is virtual block 34 in virtual address space 30 , but physical block 44 in physical address space 40 . Pixels to block 34 are translated by the MMU to addresses within block 44 so that the pixels are written to the external SDRAM. Thus although blocks 32 , 34 are continuous in virtual address space 30 accessed by programs, pixels are stored in separate physical blocks 42 , 44 in different physical memory devices.
- FIG. 3 is a memory-map diagram showing display-refresh fetches from the multi-block frame buffer. Pixels are stored in multiple physical blocks 42 , 44 in physical address space 40 .
- Graphics display controller 24 reads pixels from physical block 42 with internal addresses for the on-chip SRAM. These pixels are displayed as display block 46 on display 29 . Graphics display controller 24 also reads pixels from physical block 44 with external addresses for the external SDRAM. These pixels are displayed as display block 48 on display 29 . Thus Graphics display controller 24 reads separate physical-memory blocks and combines them into a single frame of display.
- FIG. 4 shows page translation.
- the MMU contains one or more page-translation table 50 .
- Table 50 contains translation entries such as logical, physical address pairs. Recently-used entries can be cached from a larger, more complete table.
- Logical address 52 is generated by the CPU and contains a least-significant-bits (LSB) portion known as offset 56 .
- the most-significant-bits (MSB) portion of logical address 52 is page base address 54 , or simply the page address.
- Page base address 54 of logical address 52 is used to lookup an entry in translation table 50 .
- the entry for page base address 54 contains a translated page address, which is output from table 50 as translated page address 55 .
- Physical address 53 is formed by concatenating translated page address 55 with offset 56 from logical address 52 , which is unchanged as offset 57 .
- Offset 56 , 57 can be considered the address within a page that is identified by page base address 54 in the logical address space, or translated page address 55 in the physical address space.
- offsets 56 , 57 are 12 bits, for a page size of 4 KB.
- FIG. 5 is a diagram of refresh address generation for fetching frame-buffer pixels from multiple physical blocks.
- Start address selector 60 selects the screen starting address, or the block start address.
- the screen starting address is the address location of the first pixel on the screen, usually the upper-left pixel of the top line.
- the block start address is the address of the first pixel in the next physical block of the display frame buffer.
- a hardware selector can be used to select the proper start address for start address selector 60 , or a program or firmware can load the proper start address at the desired time.
- VS is activated, and the screen starting address from selector 60 is fed through mux 62 to line start register 64 . Otherwise, mux 62 selects the next line starting address, LSA(n+1), when the vertical sync VS is not active. This allows the address for the next horizontal line of pixels to be generated.
- the new screen address (SSA) selected by mux 62 can be loaded into line start register 64 when both HS and VS are active. Then, after the end of the horizontal sync (HS), the screen start address (SSA) in the line start register 64 is latched into memory address counter 66 at the end of the horizontal sync.
- SSA screen start address
- Memory address counter 66 is incremented by the pixel size for each pixel clock PCLK during the display time, when both horizontal display active HDA and vertical display active VDA are on. Memory address counter 66 is loaded with the line start address from line start register 64 before the beginning of each line towards the end of the HS timing after line start register 64 is loaded with a new value at the beginning of HS. Memory address counter 66 contains a physical address that is sent the physical memory to fetch the next pixel. The physical address is in the on-chip SRAM for the first block, but can be in the external SDRAM for other blocks of the frame buffer.
- Adder 70 generates the next line's starting address, LSA (n+1), by adding the current line start address from line start register 64 to the screen-image width SIW from screen-width register 68 .
- Screen-width register 68 contains the width of the screen, which is the number of pixels in the displayed line plus the number of pixels in the off-screen (non-displayed) part of the line, multiplied by the pixel width in bytes (or other addressable units of the physical memory).
- This next-line starting address is selected by mux 62 to be loaded into line start register 64 at the beginning of the next HS.
- the physical address of the current pixel from memory address counter 66 is compared by detector 72 to the block end address BEA in register 76 .
- the end of the block has been reached.
- the next pixel must be fetched from a different physical block, which may not be contiguous with the current block.
- the block end may occur at the end of a line of pixels, or between the address at the end of a line and the next line's start address, rather than in the middle of the line. Then the block end is not detected by detector 72 . Instead, comparator 74 detects that the next line's starting address (which is generated by adder 70 ) is greater than the block end address from BEA register 76 .
- block end signal BE When the end of the block is detected by either detector 72 (block ends in the middle of a line) or comparator 74 (block ends at end of line), block end signal BE is activated.
- the next-line address from adder 70 is no good as it over-runs or exceeds the end of the block. Instead, the start address of the next block is used.
- This block start address (BSA) is selected to be output from start address selector 60 prior to the end of the current block.
- Mux 62 selects the new block's start address from start address selector 60 when BE is activated.
- the new block start address is latched into line start register 64 by the BE signal during the vertical display active time VDA.
- Memory address counter 66 is loaded with the new block start address from line start register 64 . The next pixel in the line is fetched from the new physical memory block at this block starting address. Memory address counter 66 then continues to count up with the pixel clock, reading pixels from the new physical block. Adder 70 generates the next line's starting address, LSA(n+1) from the block's starting address in line start register 64 . At the end of the line, when HS is activated, this new line's address is latched into line start register 64 through mux 62 , and pixel fetching continues with the second display line in the new physical block.
- the screen starting address in start address selector 60 is a full-width address.
- the full address can be loaded into both the upper (U) and lower (L) portions of line start register 64 and memory address counter 66 as described above.
- the block start address uses a fixed block size, such as fixed-size pages.
- the page size (length) is often set to 4K bytes, where the lower 12 address bits are the offset within the page.
- the page's (block's) starting address can be specified by just the upper m ⁇ 12 address bits, where m is the address width in bits.
- a 32-bit address can use just the upper 20 bits as the page starting address, since it is assumed that the lower address bits are all zero's for the first address in the page.
- the lower portion of memory address counter 66 can be loaded from output of the adder 70 through mux 62 and line start register 64 . This is not the start of a new block, so just the upper bits loaded from line start register 64 .
- the upper portions of line start register 64 and memory address counter 66 can continue to be loaded from start address selector 60 for each new line, if the next line start address is in the same block. Alternately, the upper portions can be loaded just once at the start of the block, and not re-loaded when the lower-portions are loaded for each new display line.
- An overflow or carry-out signal from the lower portion of memory address counter 66 is an input to detector 72 . If the block end address register 76 and upper portion of memory address counter 66 are equal, then the BE signal become active. Adder 70 outputs the next line's start memory address which is input to comparator 74 to compare with block end address register 76 to signal the block end BE when the next line's start address is greater than block end address register 76 .
- FIG. 6 is a display timing diagram showing a block ending in the middle of a display line. Just two physical blocks are shown for clarity, but more blocks could be used in an actual system. Pixels are written to the display from the upper left to the upper right in the first line (LSA 0 ), and then for other lines from top to bottom.
- the displayable area occurs for only a portion of the total frame time. Pixels are written to the display during the horizontal display active HDA time of a line, but not when HDA is off at the end of each line.
- the horizontal sync signal HS occurs when HDA is off at the ends of the lines.
- Displayable lines of pixels are written to the display during the vertical display active VDA time, but not after the last line is written and VDA is turned off. Then the vertical sync VS signal occurs. Both the VS and HS signals are active near the end of the display frame timing.
- the first physical block A begins with the screen starting address SSA at the beginning of line LSA 0 , and ends with BEA on line LSA(n).
- Block 46 ends in the middle of line LSA(n).
- Block-end signal BE is activated by the detector when the memory address counter matches the block-end address. Then the starting address of the next physical block is loaded into the line start register.
- the first pixel in the second physical block B is read from the block start address BSA and written to the display to continue the current line LSA(n). Then other pixels in line LSA(n) in block 48 are written, and the next line LSA(n+1) in block 48 and subsequent lines are written.
- FIG. 7 is a display timing diagram showing a block ending after the end of a display line in the off-screen area.
- the first physical block A begins with the screen starting address SSA at the beginning of line LSA 0 , and ends with BEA in the off-screen portion of line LSA(n).
- Block 46 ends in the off-screen portion of line LSA(n), after HDA ends.
- the memory address can skip from the end of line N to LSA (N+1). There might be no actual memory accesses to the address BEA and BSA.
- Block-end signal BE is activated by the comparator when the next-line starting address generated by the adder exceeds the block-end address. Then the upper portion (U), bits m ⁇ 12 , of the next-line address generated by adder 70 is discarded. Instead, the upper portion (U) of the starting address of the next physical block is loaded into the line start register from start address selector 60 . The lower part (L), bits 11 ⁇ 0 , generated by adder 70 is loaded to memory address counter 66 through mux 62 and line start address register 64 .
- the first pixel in the second physical block B is read and written using the address value from memory address counter 66 . It is the first displayable pixel in the next line LSA(n+1). Then other pixels in line LSA(n+1) in block 48 are written, and subsequent lines are written.
- FIG. 8A shows a display that is refreshed with pixels from the on-chip SRAM and from the external SDRAM.
- the first physical block A begins with the screen start address SSA and is a block in the on-chip SRAM. These memory accesses require less power since no off-chip signals are driven. Access times can be faster.
- First block 46 continues until the block end address BEA.
- the second block B of the frame buffer begins at block start address BSA.
- Second block 48 continues to the end of the displayable area in this simplified example.
- This second block 48 is stored in external SDRAM, which requires more power to access than the on-chip SRAM since external lines with larger capacitances have to be driven. Also, the access time may be slower for the external SDRAM than for the internal SRAM.
- power consumption of the graphics functions in the SOC chip is lower during first block 46 than for second block 48 and any subsequent blocks from external SDRAM.
- FIG. 8B shows a reduced-size display mode that is refreshed with pixels from the on-chip SRAM.
- the first physical block A begins with the screen start address SSA and is a block in the on-chip SRAM.
- First block 46 continues until the block end address BEA.
- the second block B of the frame buffer begins at block start address BSA and continues to the end of the full display.
- This second block 48 is stored in external SDRAM, which requires more power to access than the on-chip SRAM since external lines with larger capacitances have to be driven.
- the size of the display is reduced to a display window that is a fraction of the normal display.
- Additional counters and comparators count the number of pixels in the current line, and the line number. When the number of pixels in the current line matches or exceeds the horizontal-active-end HAE value, memory fetching ends for the line. Instead, dummy pixel data is written to the display. The dummy pixels could all be black or gray or some other pre-determined color. These dummy pixels form blank data 82 that is displayed after HAE. Active data 80 contains pixels that are fetched from the on-chip SRAM.
- VAE vertical-active end
- HAE and VAE are set so that the display window of active data 80 falls completely within first block 46 , before BEA. Only dummy pixel data occurs in the second block 48 , and no pixel-fetches of the external memory are required.
- Active data 80 in the smaller display window can contain status information for the hand-held device, or a smaller amount of information than is available for the full-power mode when the entire display is written.
- the hand-held device can switch to the standby or low-power display mode when the battery is low, or when little activity is occurring.
- the device can switch to the higher or full-power mode when the user is actively operating the device and needs more information displayed.
- the address generator of FIG. 5 could be implemented in logic gates and registers, or programmably implemented, or some combination of dedicated hardware and firmware.
- Other kinds of address translation could be substituted, or paging could be implemented in a variety of ways.
- the entire page does not have to be used by displayable pixels. Some overhead storage locations may be located on the page, and the last page on a frame can have only some of the available space used.
- a typical system has many more pages than shown in the drawings. For example, a frame buffer that stores 1 M-byte of pixels uses about 256 physical pages when each page is 4K in length.
- the physical address of the memory may be specified in units other than bytes.
- the physical memory may be read in words of 4 or 8 bytes.
- the memory address counter can be made to increment by one memory word every other pixel clock, to fetch several pixels at a time.
- Memory address counter 66 could count downward rather than upward to read blocks from top to bottom.
- Some systems may not use vertical and horizontal sync signals, or other timing signals described, or may substitute other signals.
- Flat-panel and LCD displays may not require sync signals, or may use other signals.
- the invention can be modified to use these substitute signals, or dummy sync signals can be generated.
- the pixel clock may be stopped while the memory address counter is loaded, or pixel buffering or fast address loading may allow the pixel clock to continue uninterrupted.
- the hand-held device can switch to a lower-power mode by changing the color resolution of the display.
- the display can be switched from a 2 byte per pixel mode to a 2-bit per pixel mode to reduce the frame buffer size and reduce memory fetches.
- the number of pixels per line, and the numbers of lines per frame may also be changed to reduce power.
- a refresh fetches are to the lower-power on-chip memory. Even when some external memory is needed, reducing the overall frame-buffer size reduces the number of external fetches needed and thus reduces power.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
Claims (28)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/789,856 USRE43235E1 (en) | 2002-02-22 | 2010-05-28 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/683,852 US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US11/337,221 USRE41967E1 (en) | 2002-02-22 | 2006-01-20 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US12/789,856 USRE43235E1 (en) | 2002-02-22 | 2010-05-28 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/683,852 Reissue US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE43235E1 true USRE43235E1 (en) | 2012-03-13 |
Family
ID=30001124
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/683,852 Ceased US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US11/337,221 Expired - Lifetime USRE41967E1 (en) | 2002-02-22 | 2006-01-20 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US12/789,856 Expired - Lifetime USRE43235E1 (en) | 2002-02-22 | 2010-05-28 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/683,852 Ceased US6680738B1 (en) | 2002-02-22 | 2002-02-22 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
US11/337,221 Expired - Lifetime USRE41967E1 (en) | 2002-02-22 | 2006-01-20 | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator |
Country Status (1)
Country | Link |
---|---|
US (3) | US6680738B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9519325B2 (en) | 2013-07-24 | 2016-12-13 | Samsung Electronics Co., Ltd. | Application processors, mobile devices including the same and methods of managing power of application processors |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7120068B2 (en) * | 2002-07-29 | 2006-10-10 | Micron Technology, Inc. | Column/row redundancy architecture using latches programmed from a look up table |
US7058829B2 (en) * | 2002-08-14 | 2006-06-06 | Intel Corporation | Method and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPU |
US7117379B2 (en) * | 2002-08-14 | 2006-10-03 | Intel Corporation | Method and apparatus for a computing system having an active sleep mode |
US7254730B2 (en) * | 2003-02-14 | 2007-08-07 | Intel Corporation | Method and apparatus for a user to interface with a mobile computing device |
US7114090B2 (en) * | 2003-02-14 | 2006-09-26 | Intel Corporation | Computing system with operational low power states |
US7080271B2 (en) | 2003-02-14 | 2006-07-18 | Intel Corporation | Non main CPU/OS based operational environment |
US7734943B2 (en) * | 2003-04-03 | 2010-06-08 | Intel Corporation | Low power display refresh |
EP1503331A2 (en) * | 2003-07-31 | 2005-02-02 | Matsushita Electric Industrial Co., Ltd. | Display data transfer apparatus and method |
US20060209080A1 (en) * | 2005-03-18 | 2006-09-21 | Telefonaktiebolaget L M Ericsson (Publ) | Memory management for mobile terminals with limited amounts of graphics memory |
JP2006317615A (en) * | 2005-05-11 | 2006-11-24 | Toshiba Matsushita Display Technology Co Ltd | Display apparatus |
WO2011058795A1 (en) * | 2009-11-11 | 2011-05-19 | シャープ株式会社 | Display device, display control circuit, and display control method |
US8810589B1 (en) * | 2009-11-12 | 2014-08-19 | Marvell Israel (M.I.S.L) Ltd. | Method and apparatus for refreshing display |
US9117297B2 (en) * | 2010-02-17 | 2015-08-25 | St-Ericsson Sa | Reduced on-chip memory graphics data processing |
JP5583992B2 (en) * | 2010-03-09 | 2014-09-03 | パナソニック株式会社 | Signal processing device |
KR101682650B1 (en) * | 2010-09-24 | 2016-12-21 | 삼성전자주식회사 | Apparatus and method for back-face culling using frame coherence |
US8405668B2 (en) * | 2010-11-19 | 2013-03-26 | Apple Inc. | Streaming translation in display pipe |
US20130083047A1 (en) * | 2011-09-29 | 2013-04-04 | Prashant Shamarao | System and method for buffering a video signal |
GB2512770A (en) * | 2012-01-27 | 2014-10-08 | Mitsubishi Electric Corp | Control device, control method, and program |
Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4404552A (en) | 1979-12-27 | 1983-09-13 | Hitachi, Ltd. | Display device for both a character display and a graphic display |
US4845662A (en) | 1982-11-11 | 1989-07-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Data processor employing run-length coding |
US4882683A (en) | 1987-03-16 | 1989-11-21 | Fairchild Semiconductor Corporation | Cellular addressing permutation bit map raster graphics architecture |
US4985848A (en) | 1987-09-14 | 1991-01-15 | Visual Information Technologies, Inc. | High speed image processing system using separate data processor and address generator |
US5062057A (en) | 1988-12-09 | 1991-10-29 | E-Machines Incorporated | Computer display controller with reconfigurable frame buffer memory |
US5063526A (en) | 1987-06-03 | 1991-11-05 | Advanced Micro Devices, Inc. | Bit map rotation processor |
US5091721A (en) | 1988-12-22 | 1992-02-25 | Hughes Aircraft Company | Acoustic display generator |
US5119494A (en) | 1990-07-10 | 1992-06-02 | Athenix Corporation | Application address display window mapper for a sharable ms-dos processor |
US5129060A (en) | 1987-09-14 | 1992-07-07 | Visual Information Technologies, Inc. | High speed image processing computer |
US5249267A (en) | 1988-06-30 | 1993-09-28 | Kabushiki Kaisha Toshiba | Image processing apparatus and method |
US5280579A (en) | 1990-09-28 | 1994-01-18 | Texas Instruments Incorporated | Memory mapped interface between host computer and graphics system |
US5311213A (en) | 1989-09-29 | 1994-05-10 | Mitsubishi Denki Kabushiki Kaisha | Display control device |
US5353403A (en) | 1991-03-22 | 1994-10-04 | Hitachi Chubu Software, Ltd. | Graphic display processing apparatus and method for improving the speed and efficiency of a window system |
US5408251A (en) | 1992-10-29 | 1995-04-18 | Daewoo Electronics Co., Ltd. | Memory system for storing two-dimensional digitized image signals |
US5422997A (en) | 1992-07-09 | 1995-06-06 | Kabushiki Kaisha Toshiba | Texture address generator, texture pattern generator, texture drawing device, and texture address generating method |
US5473348A (en) | 1992-06-09 | 1995-12-05 | Kabushiki Kaisha Toshiba | Apparatus and method of controlling paging unit of coprocessor built in display control system |
US5487146A (en) | 1994-03-08 | 1996-01-23 | Texas Instruments Incorporated | Plural memory access address generation employing guide table entries forming linked list |
US5526025A (en) | 1992-04-07 | 1996-06-11 | Chips And Technolgies, Inc. | Method and apparatus for performing run length tagging for increased bandwidth in dynamic data repetitive memory systems |
US5696528A (en) * | 1995-03-09 | 1997-12-09 | Lg Electronics Inc. | Subwindow processing device by variable addressing |
US5712999A (en) | 1993-11-30 | 1998-01-27 | Texas Instruments | Address generator employing selective merge of two independent addresses |
US5712664A (en) | 1993-10-14 | 1998-01-27 | Alliance Semiconductor Corporation | Shared memory graphics accelerator system |
US5794016A (en) | 1995-12-11 | 1998-08-11 | Dynamic Pictures, Inc. | Parallel-processor graphics architecture |
US5818417A (en) | 1992-06-22 | 1998-10-06 | Vlsi Technology, Inc. | Automatic virtual display panning circuit for providing VGA display data to a lower resolution display and method therefor |
US5860016A (en) | 1996-09-30 | 1999-01-12 | Cirrus Logic, Inc. | Arrangement, system, and method for automatic remapping of frame buffers when switching operating modes |
US5943066A (en) | 1997-05-01 | 1999-08-24 | Hewlett Packard Company | Programmable retargeter method and apparatus |
US5945974A (en) | 1996-05-15 | 1999-08-31 | Cirrus Logic, Inc. | Display controller with integrated half frame buffer and systems and methods using the same |
US5966116A (en) | 1995-04-07 | 1999-10-12 | Advanced Micro Devices, Inc. | Method and logic system for the rotation of raster-scan display images |
US6101620A (en) | 1995-04-18 | 2000-08-08 | Neomagic Corp. | Testable interleaved dual-DRAM architecture for a video memory controller with split internal/external memory |
US6125431A (en) | 1996-08-02 | 2000-09-26 | Oki Electric Industry Co., Ltd. | Single-chip microcomputer using adjustable timing to fetch data from an external memory |
US6205531B1 (en) | 1998-07-02 | 2001-03-20 | Silicon Graphics Incorporated | Method and apparatus for virtual address translation |
US6308248B1 (en) | 1996-12-31 | 2001-10-23 | Compaq Computer Corporation | Method and system for allocating memory space using mapping controller, page table and frame numbers |
US6417857B2 (en) | 1997-12-31 | 2002-07-09 | Acuson Corporation | System architecture and method for operating a medical diagnostic ultrasound system |
-
2002
- 2002-02-22 US US09/683,852 patent/US6680738B1/en not_active Ceased
-
2006
- 2006-01-20 US US11/337,221 patent/USRE41967E1/en not_active Expired - Lifetime
-
2010
- 2010-05-28 US US12/789,856 patent/USRE43235E1/en not_active Expired - Lifetime
Patent Citations (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4404552A (en) | 1979-12-27 | 1983-09-13 | Hitachi, Ltd. | Display device for both a character display and a graphic display |
US4845662A (en) | 1982-11-11 | 1989-07-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Data processor employing run-length coding |
US4882683A (en) | 1987-03-16 | 1989-11-21 | Fairchild Semiconductor Corporation | Cellular addressing permutation bit map raster graphics architecture |
US4882683B1 (en) | 1987-03-16 | 1995-11-07 | Fairchild Semiconductor | Cellular addrssing permutation bit map raster graphics architecture |
US5063526A (en) | 1987-06-03 | 1991-11-05 | Advanced Micro Devices, Inc. | Bit map rotation processor |
US5129060A (en) | 1987-09-14 | 1992-07-07 | Visual Information Technologies, Inc. | High speed image processing computer |
US4985848A (en) | 1987-09-14 | 1991-01-15 | Visual Information Technologies, Inc. | High speed image processing system using separate data processor and address generator |
US5249267A (en) | 1988-06-30 | 1993-09-28 | Kabushiki Kaisha Toshiba | Image processing apparatus and method |
US5062057A (en) | 1988-12-09 | 1991-10-29 | E-Machines Incorporated | Computer display controller with reconfigurable frame buffer memory |
US5091721A (en) | 1988-12-22 | 1992-02-25 | Hughes Aircraft Company | Acoustic display generator |
US5311213A (en) | 1989-09-29 | 1994-05-10 | Mitsubishi Denki Kabushiki Kaisha | Display control device |
US5119494A (en) | 1990-07-10 | 1992-06-02 | Athenix Corporation | Application address display window mapper for a sharable ms-dos processor |
US5280579A (en) | 1990-09-28 | 1994-01-18 | Texas Instruments Incorporated | Memory mapped interface between host computer and graphics system |
US5353403A (en) | 1991-03-22 | 1994-10-04 | Hitachi Chubu Software, Ltd. | Graphic display processing apparatus and method for improving the speed and efficiency of a window system |
US5526025A (en) | 1992-04-07 | 1996-06-11 | Chips And Technolgies, Inc. | Method and apparatus for performing run length tagging for increased bandwidth in dynamic data repetitive memory systems |
US5473348A (en) | 1992-06-09 | 1995-12-05 | Kabushiki Kaisha Toshiba | Apparatus and method of controlling paging unit of coprocessor built in display control system |
US5818417A (en) | 1992-06-22 | 1998-10-06 | Vlsi Technology, Inc. | Automatic virtual display panning circuit for providing VGA display data to a lower resolution display and method therefor |
US5422997A (en) | 1992-07-09 | 1995-06-06 | Kabushiki Kaisha Toshiba | Texture address generator, texture pattern generator, texture drawing device, and texture address generating method |
US5408251A (en) | 1992-10-29 | 1995-04-18 | Daewoo Electronics Co., Ltd. | Memory system for storing two-dimensional digitized image signals |
US5712664A (en) | 1993-10-14 | 1998-01-27 | Alliance Semiconductor Corporation | Shared memory graphics accelerator system |
US5712999A (en) | 1993-11-30 | 1998-01-27 | Texas Instruments | Address generator employing selective merge of two independent addresses |
US5487146A (en) | 1994-03-08 | 1996-01-23 | Texas Instruments Incorporated | Plural memory access address generation employing guide table entries forming linked list |
US5696528A (en) * | 1995-03-09 | 1997-12-09 | Lg Electronics Inc. | Subwindow processing device by variable addressing |
US5966116A (en) | 1995-04-07 | 1999-10-12 | Advanced Micro Devices, Inc. | Method and logic system for the rotation of raster-scan display images |
US6101620A (en) | 1995-04-18 | 2000-08-08 | Neomagic Corp. | Testable interleaved dual-DRAM architecture for a video memory controller with split internal/external memory |
US5794016A (en) | 1995-12-11 | 1998-08-11 | Dynamic Pictures, Inc. | Parallel-processor graphics architecture |
US5945974A (en) | 1996-05-15 | 1999-08-31 | Cirrus Logic, Inc. | Display controller with integrated half frame buffer and systems and methods using the same |
US6125431A (en) | 1996-08-02 | 2000-09-26 | Oki Electric Industry Co., Ltd. | Single-chip microcomputer using adjustable timing to fetch data from an external memory |
US5860016A (en) | 1996-09-30 | 1999-01-12 | Cirrus Logic, Inc. | Arrangement, system, and method for automatic remapping of frame buffers when switching operating modes |
US6308248B1 (en) | 1996-12-31 | 2001-10-23 | Compaq Computer Corporation | Method and system for allocating memory space using mapping controller, page table and frame numbers |
US5943066A (en) | 1997-05-01 | 1999-08-24 | Hewlett Packard Company | Programmable retargeter method and apparatus |
US6417857B2 (en) | 1997-12-31 | 2002-07-09 | Acuson Corporation | System architecture and method for operating a medical diagnostic ultrasound system |
US6205531B1 (en) | 1998-07-02 | 2001-03-20 | Silicon Graphics Incorporated | Method and apparatus for virtual address translation |
Non-Patent Citations (7)
Title |
---|
Notice of Allowability U.S. Appl. No. 11/337,221 dated Jul. 7, 2010, 6 pages. |
Official Action in U.S. Appl. No. 11/337,221 dated Jan. 25, 2010, 5 pages. |
Official Action in U.S. Appl. No. 11/337,221 dated May 22, 2008, 11 pages. |
Official Action in U.S. Appl. No. 11/337,221 dated Oct. 28, 2008, 13 pages. |
Preliminary Amendment accompanying Request for Continued Examination in U.S. Appl. No. 11/337,221 dated Jan. 26, 2009, 8 pages. |
Response to Official Action in U.S. Appl. No. 11/337,221 dated May 22, 2008, mailed Jul. 28, 2008, 14 pages. |
Response to Official Action in U.S. Appl. No. 11/337,221 dated Oct. 28, 2008, mailed Apr. 26, 2010, 2 pages. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9519325B2 (en) | 2013-07-24 | 2016-12-13 | Samsung Electronics Co., Ltd. | Application processors, mobile devices including the same and methods of managing power of application processors |
Also Published As
Publication number | Publication date |
---|---|
US6680738B1 (en) | 2004-01-20 |
USRE41967E1 (en) | 2010-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE43235E1 (en) | Single-block virtual frame buffer translated to multiple physical blocks for multi-block display refresh generator | |
US7176864B2 (en) | Display memory, driver circuit, display, and cellular information apparatus | |
US5867140A (en) | Display system and circuit therefor | |
US8022959B1 (en) | Loading an internal frame buffer from an external frame buffer | |
US5524249A (en) | Video subsystem power management apparatus and method | |
US5881016A (en) | Method and apparatus for optimizing power consumption and memory bandwidth in a video controller using SGRAM and SDRAM power reduction modes | |
US5900886A (en) | Display controller capable of accessing an external memory for gray scale modulation data | |
US5821910A (en) | Clock generation circuit for a display controller having a fine tuneable frame rate | |
US8810589B1 (en) | Method and apparatus for refreshing display | |
US6476800B2 (en) | Method and apparatus for adjusting video refresh rate in response to power mode changes in order to conserve power | |
JPH1055156A (en) | Display controller, integrated circuit, system and method displaying data on screen of display device | |
US20060044328A1 (en) | Overlay control circuit and method | |
JP3584917B2 (en) | Driver circuit and display | |
US20030067456A1 (en) | Indirect interface | |
US20040111649A1 (en) | Memory device with power-saving mode | |
EP0801375A2 (en) | A memory with optimized memory space and wide data input/output and systems and methods using the same | |
US7518599B2 (en) | Display control device and method | |
JP2000357075A (en) | Electronic equipment | |
US20050012735A1 (en) | Method and apparatus for saving power through a look-up table | |
JP2003296095A (en) | Display method and device | |
JP2003108092A (en) | Driver circuit and display device | |
JPH0713531A (en) | Display control system having display mode switching function | |
EP0772860A1 (en) | Display controller capable of accessing graphics data from a shared system memory | |
JPH0981084A (en) | Display device and display control method for screen | |
US20040021649A1 (en) | Method and apparatus for translating X, Y coordinates for a linear memory system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEOMAGIC CORP., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ISHII, TAKATOSHI;CHEUNG, EDMUND;BRANNON, SHERWOOD;REEL/FRAME:024619/0672 Effective date: 20020225 Owner name: FAUST COMMUNICATIONS, LLC, NEVADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEOMAGIC CORPORATION;REEL/FRAME:024611/0444 Effective date: 20050406 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: XYLON LLC, NEVADA Free format text: MERGER;ASSIGNOR:FAUST COMMUNICATIONS LLC;REEL/FRAME:036641/0051 Effective date: 20150813 |
|
AS | Assignment |
Owner name: INTELLECTUAL VENTURES ASSETS 191 LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XYLON LLC;REEL/FRAME:062708/0435 Effective date: 20221222 |
|
AS | Assignment |
Owner name: INTELLECTUAL VENTURES ASSETS 186 LLC, DELAWARE Free format text: SECURITY INTEREST;ASSIGNOR:MIND FUSION, LLC;REEL/FRAME:063295/0001 Effective date: 20230214 Owner name: INTELLECTUAL VENTURES ASSETS 191 LLC, DELAWARE Free format text: SECURITY INTEREST;ASSIGNOR:MIND FUSION, LLC;REEL/FRAME:063295/0001 Effective date: 20230214 |
|
AS | Assignment |
Owner name: MIND FUSION, LLC, WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTELLECTUAL VENTURES ASSETS 191 LLC;REEL/FRAME:064270/0685 Effective date: 20230214 |