WO1992021150A1 - Integrated circuit chip carrier - Google Patents

Integrated circuit chip carrier Download PDF

Info

Publication number
WO1992021150A1
WO1992021150A1 PCT/US1992/003361 US9203361W WO9221150A1 WO 1992021150 A1 WO1992021150 A1 WO 1992021150A1 US 9203361 W US9203361 W US 9203361W WO 9221150 A1 WO9221150 A1 WO 9221150A1
Authority
WO
WIPO (PCT)
Prior art keywords
substrate
semiconductor device
pads
solder
active surface
Prior art date
Application number
PCT/US1992/003361
Other languages
French (fr)
Inventor
Kenneth R. Thompson
Kingshuk Banerji
William B. Mullen, Iii
Original Assignee
Motorola, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola, Inc. filed Critical Motorola, Inc.
Priority to KR1019930702937A priority Critical patent/KR970011620B1/en
Publication of WO1992021150A1 publication Critical patent/WO1992021150A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Definitions

  • This invention relates generally to the field of integrated circuits and most particularly to a reduced size integrated circuit chip carrier.
  • the integrated circuit chip is brittle and fragile and subject to stress and breakage if the circuit board is bent, vibrated or exposed to wide variations in temperature. Accordingly, in many applications such as two-way radios and other portable communication devices, where the electrical assembly is subject to vibration and severe environmental disturbances, direct connections between the integrated circuit chip and the circuit board are not desirable and can cause reliability problems.
  • Conventional ways of protecting and packaging the integrated circuit such as chip carriers or transfer molded integrated circuit devices, provide a buffer substrate or mounting scheme between the integrated circuit and the circuit board, thereby reducing or eliminating the stress imparted to the chip during mechanical and thermal excursions.
  • Chip carriers are larger than the integrated circuit and typically require two to three times the area on the circuit board as the integrated circuit. The finished package is typically expensive and not repairable. The inability to repair a rather expensive package becomes a liability in electrical testing.
  • chip-on-board technology the density of lines and spaces required on the circuit board is extremely high, thereby creating a very complex printed circuit board with fine lines and spaces that is very expensive to manufacture.
  • chip carriers allows one to incorporate printed circuit boards with less stringent line and space requirements, thereby reducing the cost of the printed circuit board. This cost reduction comes at the expense of using a larger chip carrier package which is more expensive and also has a greater height.
  • the semiconductor device is attached to the substrate by means of the control-collapse-chip-connection (known as C4).
  • C4 control-collapse-chip-connection
  • a clean room environment must be utilized during this process. One can easily see that the C4 process is not suitable for a normal manufacturing assembly environment where components are mounted onto circuit boards.
  • an integrated circuit device assembly comprising a semiconductor device with interconnecting pads arranged on an active surface of the device.
  • the device is bonded to a substrate by attaching the device face down to corresponding circuit pads on the substrate.
  • the circuit pads of the substrate are connected to solder pads on the opposite side of the substrate by conductive thru-holes.
  • the integrated circuit device is connected to the substrate by electrically conductive bumps between the device pads and the substrate pads such that the device covers at least some of the conductive thru-holes on the substrate.
  • the gap between the device and the substrate may be filled with an organic coupling agent such as an epoxy resin.
  • FIG. 1 is an isometric cut-away view of the integrated circuit chip carrier in accordance with the invention.
  • FIG. 2 is a cross section of the chip carrier of FIG. 1 through section 2-2.
  • FIG. 3 is a cross section of an alternate embodiment of the chip carrier of FIG. 1 through section 2-2.
  • FIG. 4 is a cross section of an alternate embodiment of the chip carrier of FIG. 1 through section 2-2.
  • an integrated circuit or semiconductor device 10 contains an active surface 12 having interconnection pads 14 arranged in a configuration near the perimeter of the device.
  • a circuit carrying substrate 16 has an array of interconnection pads 18 that correspond to the interconnect pads 14 of the device.
  • the substrate material is typically a printed circuit board. Circuit boards made from materials with low expansion coefficients are preferred (between about 6 and about 18 in/in/ o Cxl0"*-*-).
  • One example of a useful material is Thermount E-215/CE laminate from the DuPont Corporation of Wilmington, Delaware. This laminate is an epoxy resin reinforced with aramid fiber. Other types of organic resins such as polyesters, polyamides, polyimides, and modifications or blends of these resins may also be employed in conjunction with the aramid reinforcements.
  • the substrate 16 also contains other circuitry 20 that interconnects the pads to conductive thru-holes or vias 22 in the substrate.
  • the circuitry 20 may also be connected to semicircular conductive thru-holes 24 on the perimeter of the substrate.
  • each of the integrated circuit interconnect pads 14 may be routed to a corresponding solder pad on the bottom of the substrate 16.
  • the lines and spaces required for the solder pads are much larger than those on the integrated circuit device since the entire surface of the substrate may be used.
  • spaces between interconnect pads on an integrated circuit device are typically 0.004 inches.
  • the spacings between the solder pads on the bottom of the substrate may be as great as 0.030 inches.
  • the solder pad diameters may be as great as 0.030 inches as opposed to 0.004 inches on the device interconnect pads.
  • the semiconductor device 10 is attached to the substrate by facing the active surface 12 of the device 10 toward the upper surface of the substrate 16. Interconnection of the device to the substrate is provided by means of conductive bumps 26 between the pads 14 of the device and the circuitry 18 of the substrate. These bumps may typically be made from solder or be thermocompression bonds, conductive epoxy, or conductive elastomer. If they are made from solder, the device is attached to the substrate by means of the control-collapse-chip-connection (C4). This type of connection is well known to those skilled in the art and has been utilized to achieve high-density circuitry.
  • C4 control-collapse-chip-connection
  • an organic coupling agent 28 may be applied in the gap between the integrated circuit and the substrate.
  • This coupling agent may be, for example, a rigid adhesive such as an epoxy or a softer material such as a silicone.
  • Hysol FP 4510 an epoxy from the Dexter Corporation of Industry, California.
  • the coupling agent serves to provide additional mechanical bonding between the device and the substrate and also serves as a stress relieving member.
  • the third function of the coupling agent is to environmentally protect the active surface of the device and the interconnections. Depending on the application, the coupling agent may cover the entire gap between the device and the substrate or may only cover a portion of the active surface of the device.
  • the integrated circuit 10 lies over some of the conductive thru-holes 22.
  • Each of the conductive thru-holes 22 connects to a solder pad 23 on the bottom side of the substrate 16.
  • the organic coupling agent or underfill material 28 fills the gap between the device 10 and the substrate 16.
  • the interconnect pads 14 of the device 10 are connected to the circuitry pads 18 of the substrate by means of a metallic bump 26.
  • the overall size of the substrate 16 is only slightly larger than the overall size of the integrated circuit 10.
  • the length and width of the substrate is no greater than 0.15 inches greater than the length and width of the device and may be as small as the device itself in some cases.
  • the substrate is 0.025 to 0.1 inches greater than the largest dimension of the device.
  • the assembled integrated circuit chip carrier may now be electrically tested with conventional testing equipment, without having to resort to expensive and complex semiconductor testing equipment. Since the carrier is tested at a package level, the testing regime can be more thorough, and does not require the complexity and miniaturization necessary for testing at the wafer level.
  • an alternate embodiment of the invention comprises attaching the semiconductor device 10 to a substrate 36 containing circuitry patterns 18 on one side only.
  • the device 10 is directly attached via solder bumps 26 to the circuitry pattern on the top side of the substrate 36 to create a chip carrier assembly.
  • the circuitry pattern extends to a hole 22 in the substrate, and may terminate in an annular ring around the hole or may cover the hole entirely so as to tent the hole.
  • the assembly may contain the above referenced organic coupling agent 28 if desired.
  • the carrier is soldered to the PCB using additional, usually larger, solder bumps 37.
  • the solder bumps 37 are soldered to the circuitry pattern 18 by forming the bumps in the substrate hole 32 so that the solder 37 connects to the back side of the circuitry pattern 18.
  • a semiconductor device 10 is attached to a substrate 46 having a circuitry pattern 48 on the back side of the substrate.
  • the device is connected to the back side of the circuitry pattern via a series of solder bumps 46 that extend through a hole 42 in the substrate to create a chip carrier assembly.
  • the assembly may contain the above referenced organic coupling agent 28 if desired.
  • the carrier is soldered to the PCB using additional, usually larger, solder bumps 47.
  • the solder bumps 47 are soldered to the circuitry pattern 48 and the PCB 25 using, for example, a C5 process.
  • a package created in accordance with the invention provides numerous advantages, amongst which are: a package with a smaller footprint than conventional chip carrier packages, a package with a footprint only slightly larger than the actual size of the integrated circuit itself, a package with significantly reduced height (only slightly greater than the height of the integrated circuit), a package that may be easily tested prior to assembly to a main circuit board, and a package that does not require clean room environments for assembling an integrated circuit to a main circuit board.
  • the present invention satisfies a long- existing need for an improved integrated circuit chip carrier that is smaller is size, more reliable, lower cost, easier to manufacture, and is electrically testable.

Abstract

An integrated circuit chip carrier assembly, comprising a semiconductor device (10) having interconnection pads (14) disposed on an active surface (12) of the device. The device (10) is attached by means of electrically conducting bumps (26) to a circuitry pattern (18) on a first side of a circuit carrying substrate (16). The substrate is typically an aramid reinforced organic resin, such as epoxy. The circuitry (18, 20) is electrically connected by conductive through-holes (22) to an array of solder pads on a second side of the substrate. Some or all of the through-holes (22) are covered by the device. The overall length and width of the circuit carrying substrate (16) are each a maximum of about 0.15 inches greater than the equivalent dimensions of the device (10), creating a carrier that is only slightly larger than the semiconductor device itself.

Description

PATENT .APPLICATION
INTEGRATED CIRCUIT CHIP CARRIER
Technical Field
This invention relates generally to the field of integrated circuits and most particularly to a reduced size integrated circuit chip carrier.
Background
The demand for manufacturing electrical assemblies with greater densities and smaller package size requires devising techniques to efficiently utilize the available area on a printed circuit board. One such technique is to directly bond the integrated circuit chip to corresponding contact points on a printed circuit board, thereby eliminating the necessity of using a chip carrier with a conventional ceramic or plastic cover or encapsulating the integrated circuit chip. The most popular method of directly bonding a chip to a circuit board is known as chip-on-board (COB). In chip-on-board, the integrated circuit is mounted directly on the circuit board and either wire bonded to the circuit board or bonded using TAB technology. This technique has been widely used in manufacturing of watches and other small electronic products. However, the integrated circuit chip is brittle and fragile and subject to stress and breakage if the circuit board is bent, vibrated or exposed to wide variations in temperature. Accordingly, in many applications such as two-way radios and other portable communication devices, where the electrical assembly is subject to vibration and severe environmental disturbances, direct connections between the integrated circuit chip and the circuit board are not desirable and can cause reliability problems. Conventional ways of protecting and packaging the integrated circuit, such as chip carriers or transfer molded integrated circuit devices, provide a buffer substrate or mounting scheme between the integrated circuit and the circuit board, thereby reducing or eliminating the stress imparted to the chip during mechanical and thermal excursions. There are numerous drawbacks to the use of these types of chip carriers. Chip carriers are larger than the integrated circuit and typically require two to three times the area on the circuit board as the integrated circuit. The finished package is typically expensive and not repairable. The inability to repair a rather expensive package becomes a liability in electrical testing.
In chip-on-board technology, the density of lines and spaces required on the circuit board is extremely high, thereby creating a very complex printed circuit board with fine lines and spaces that is very expensive to manufacture. The use of chip carriers allows one to incorporate printed circuit boards with less stringent line and space requirements, thereby reducing the cost of the printed circuit board. This cost reduction comes at the expense of using a larger chip carrier package which is more expensive and also has a greater height. In chip-on-board technology, the semiconductor device is attached to the substrate by means of the control-collapse-chip-connection (known as C4). Typically, in order to achieve high yields and reliability in making a C4 connection, a clean room environment must be utilized during this process. One can easily see that the C4 process is not suitable for a normal manufacturing assembly environment where components are mounted onto circuit boards.
Clearly, a need exists for an integrated circuit package that can solve the problems of mechanical and thermal excursions, reduced size, utilize less dense Qower cost) printed circuit boards, provide chip carriers that can be electrically tested prior to assembly to the main circuit board, and does not require a clean room environment for assembly to the main circuit board.
Summary of the Invention Briefly, according to the invention, there is provided an integrated circuit device assembly comprising a semiconductor device with interconnecting pads arranged on an active surface of the device. The device is bonded to a substrate by attaching the device face down to corresponding circuit pads on the substrate. The circuit pads of the substrate are connected to solder pads on the opposite side of the substrate by conductive thru-holes. The integrated circuit device is connected to the substrate by electrically conductive bumps between the device pads and the substrate pads such that the device covers at least some of the conductive thru-holes on the substrate.
In another aspect of the invention, the gap between the device and the substrate may be filled with an organic coupling agent such as an epoxy resin.
Brief Description of the Drawings
FIG. 1 is an isometric cut-away view of the integrated circuit chip carrier in accordance with the invention.
FIG. 2 is a cross section of the chip carrier of FIG. 1 through section 2-2.
FIG. 3 is a cross section of an alternate embodiment of the chip carrier of FIG. 1 through section 2-2. FIG. 4 is a cross section of an alternate embodiment of the chip carrier of FIG. 1 through section 2-2.
Detailed Description of the Preferred Embodiment
Referring now to FIG. 1, an integrated circuit or semiconductor device 10 contains an active surface 12 having interconnection pads 14 arranged in a configuration near the perimeter of the device. A circuit carrying substrate 16 has an array of interconnection pads 18 that correspond to the interconnect pads 14 of the device. The substrate material is typically a printed circuit board. Circuit boards made from materials with low expansion coefficients are preferred (between about 6 and about 18 in/in/oCxl0"*-*-). One example of a useful material is Thermount E-215/CE laminate from the DuPont Corporation of Wilmington, Delaware. This laminate is an epoxy resin reinforced with aramid fiber. Other types of organic resins such as polyesters, polyamides, polyimides, and modifications or blends of these resins may also be employed in conjunction with the aramid reinforcements. Other types of substrates such as alumina ceramic, beryllium oxide, or aluminum nitride may also be effectively employed. In addition, the substrate 16 also contains other circuitry 20 that interconnects the pads to conductive thru-holes or vias 22 in the substrate. The circuitry 20 may also be connected to semicircular conductive thru-holes 24 on the perimeter of the substrate.
By utilizing an array of conductive thru-holes on the perimeter and the interior of the substrate, each of the integrated circuit interconnect pads 14 may be routed to a corresponding solder pad on the bottom of the substrate 16. In so doing, the lines and spaces required for the solder pads are much larger than those on the integrated circuit device since the entire surface of the substrate may be used. For example, spaces between interconnect pads on an integrated circuit device are typically 0.004 inches. By interconnecting the device to a substrate in this manner, the spacings between the solder pads on the bottom of the substrate may be as great as 0.030 inches. The solder pad diameters may be as great as 0.030 inches as opposed to 0.004 inches on the device interconnect pads.
The semiconductor device 10 is attached to the substrate by facing the active surface 12 of the device 10 toward the upper surface of the substrate 16. Interconnection of the device to the substrate is provided by means of conductive bumps 26 between the pads 14 of the device and the circuitry 18 of the substrate. These bumps may typically be made from solder or be thermocompression bonds, conductive epoxy, or conductive elastomer. If they are made from solder, the device is attached to the substrate by means of the control-collapse-chip-connection (C4). This type of connection is well known to those skilled in the art and has been utilized to achieve high-density circuitry. Typically, in order to achieve high yields and reliability in making a C4 connection, a clean room environment must be utilized and therefore the C4 process is most suitably employed early in the packaging process where the environment can be controlled. It should be appreciated that the chip carrier, in accordance with the present invention once completed, does not require a clean room environment in order to be attached to a main circuit board. The COB process, on the other hand, requires cleanroom conditions for assembly to the main circuit board. .After the integrated circuit is attached to the substrate, an organic coupling agent 28 may be applied in the gap between the integrated circuit and the substrate. This coupling agent may be, for example, a rigid adhesive such as an epoxy or a softer material such as a silicone. An example of a suitable coupling agent is Hysol FP 4510, an epoxy from the Dexter Corporation of Industry, California. The coupling agent serves to provide additional mechanical bonding between the device and the substrate and also serves as a stress relieving member. The third function of the coupling agent is to environmentally protect the active surface of the device and the interconnections. Depending on the application, the coupling agent may cover the entire gap between the device and the substrate or may only cover a portion of the active surface of the device.
Referring now to FIG. 2, it can be seen that the integrated circuit 10 lies over some of the conductive thru-holes 22. Each of the conductive thru-holes 22 connects to a solder pad 23 on the bottom side of the substrate 16. The organic coupling agent or underfill material 28 fills the gap between the device 10 and the substrate 16. The interconnect pads 14 of the device 10 are connected to the circuitry pads 18 of the substrate by means of a metallic bump 26. As can be seen in FIGS. 1 and 2, the overall size of the substrate 16 is only slightly larger than the overall size of the integrated circuit 10. Typically, the length and width of the substrate is no greater than 0.15 inches greater than the length and width of the device and may be as small as the device itself in some cases. Typically, the substrate is 0.025 to 0.1 inches greater than the largest dimension of the device. The assembled integrated circuit chip carrier may now be electrically tested with conventional testing equipment, without having to resort to expensive and complex semiconductor testing equipment. Since the carrier is tested at a package level, the testing regime can be more thorough, and does not require the complexity and miniaturization necessary for testing at the wafer level.
The assembly may now be placed onto a printed circuit board 25 by any number of interconnection schemes. For example, the integrated circuit assembly may be attached to the circuit board by solder joints as in the C5 process (controlled collapse chip carrier connection) or it may be attached using elastomeric interconnects or hot-melt adhesive interconnects. In the case of the C5 connections, solder joints 27 are achieved by reflowing solder balls between the assembly and the circuit board. Referring to FIG. 3, an alternate embodiment of the invention comprises attaching the semiconductor device 10 to a substrate 36 containing circuitry patterns 18 on one side only. The device 10 is directly attached via solder bumps 26 to the circuitry pattern on the top side of the substrate 36 to create a chip carrier assembly. The circuitry pattern extends to a hole 22 in the substrate, and may terminate in an annular ring around the hole or may cover the hole entirely so as to tent the hole. The assembly may contain the above referenced organic coupling agent 28 if desired. In order to connect the assembly to a printed circuit board 25 (PCB), the carrier is soldered to the PCB using additional, usually larger, solder bumps 37. The solder bumps 37 are soldered to the circuitry pattern 18 by forming the bumps in the substrate hole 32 so that the solder 37 connects to the back side of the circuitry pattern 18.
In a further embodiment of the invention illustrated by way of FIG. 4, a semiconductor device 10 is attached to a substrate 46 having a circuitry pattern 48 on the back side of the substrate. The device is connected to the back side of the circuitry pattern via a series of solder bumps 46 that extend through a hole 42 in the substrate to create a chip carrier assembly. As in previous examples, the assembly may contain the above referenced organic coupling agent 28 if desired. In order to connect the assembly to a printed circuit board 25 , the carrier is soldered to the PCB using additional, usually larger, solder bumps 47. The solder bumps 47 are soldered to the circuitry pattern 48 and the PCB 25 using, for example, a C5 process. A package created in accordance with the invention provides numerous advantages, amongst which are: a package with a smaller footprint than conventional chip carrier packages, a package with a footprint only slightly larger than the actual size of the integrated circuit itself, a package with significantly reduced height (only slightly greater than the height of the integrated circuit), a package that may be easily tested prior to assembly to a main circuit board, and a package that does not require clean room environments for assembling an integrated circuit to a main circuit board. The present invention satisfies a long- existing need for an improved integrated circuit chip carrier that is smaller is size, more reliable, lower cost, easier to manufacture, and is electrically testable. It will be apparent from the foregoing that while particular forms of the invention have been illustrated and described, various modifications can be made without departing from the spirit and the scope of the invention. The examples shown in FIG. 1 and FIG. 2 herein, while illustrative, are not meant to be considered limiting and other configurations of the present invention may be envisioned to fall within the scope of the invention. Accordingly, it is not intended that the invention be limited except as by the appended claims.
What is claimed is:

Claims

Claims
1. A semiconductor device assembly, comprising: a circuit carrying substrate having a length and a width, a circuitry pattern on a first side and an array of solder pads spaced a first distance apart on an opposite side, the circuitry pattern being electrically connected by means of plated through holes to the array of solder pads, and; a semiconductor device having a length and a width and a first side comprising an active surface, interconnection pads spaced a second distance apart, disposed on a perimeter of the active surface, the second distance being less than the first distance, and electrically conducting bumps on the interconnection pads; the device being attached by means of the electrically conducting bumps to the circuitry pattern, at least some of the plated through holes being covered by the active surface of the device, and the length and width of the circuit carrying substrate each being a maximum of about 0.1 inches greater than the length and width of the device.
2. The semiconductor device of claim 1, wherein an organic coupling agent is disposed between the device and the substrate, covering at least a portion of the active surface.
3. The semiconductor device of claim 1, wherein the device is directly connected to a circuitry pattern on the first side of the circuit carrying substrate, said substrate having an unplated hole containing a solder bump connected to the circuitry pattern and extending through the hole and beyond the plane of the opposite side of the substrate.
4. A semiconductor device assembly, comprising: a semiconductor device having interconnection pads disposed on a perimeter of an active surface of the device; a circuit carrying substrate having two opposed sides, a first side having a circuitry pattern substantially corresponding to the semiconductor device interconnection pads, and a second side having a plurality of solder pads that are electrically connected to the circuitry pattern of the first side by plated through holes, the spacing between the plurality of solder pads being greater than the spacing between the device interconnection pads, at least some of the plated through holes being disposed in an area under the device, and the length and width of the circuit carrying substrate each being a maximum of about 0.1 inches greater than the length and width of the device; means for electrically and mechanically coupling the device to the circuitry pattern, comprising bumps of electrically conducting material between the interconnection pads of the device and the circuitry pattern; and an organic coupling agent disposed between the device and the substrate, covering at least a portion of the active surface.
5. The semiconductor device of claim 4, wherein the plurality of solder pads are arranged in an array.
6. The semiconductor device of claim 4, wherein the bumps comprise solder.
7. A semiconductor device assembly, comprising: a semiconductor device having interconnection pads disposed on a perimeter of an active surface of the device; a reinforced organic substrate having two opposed sides, a first side having an array of solder pads, the spacing between the individual solder pads being greater than the spacing between the individual device interconnection pads, and the substrate having through holes disposed in a pattern corresponding to the semiconductor device interconnection pads ; means for electrically and mechanically coupling the device to the solder pads , comprising electrically conducting material between the device interconnection pads and the solder pads; an epoxy resin disposed between the device and the substrate, covering at least a portion of the active surface; and said semiconductor device mounted with the active surface facing a second opposed side of the substrate, the electrically conducting material coupling the device interconnection pads to the array of solder pads by extending through the substrate holes.
8. The semiconductor device of claim 7, wherein the bumps comprise solder.
9. The semiconductor device of claim 7, wherein the length and width of the circuit carrying substrate are each a maximum of about 0.1 inches greater than the length and width of the device.
PCT/US1992/003361 1991-05-23 1992-04-23 Integrated circuit chip carrier WO1992021150A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930702937A KR970011620B1 (en) 1991-05-23 1992-04-23 Integrated circuit chip carrier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US70447191A 1991-05-23 1991-05-23
US704,471 1991-05-23

Publications (1)

Publication Number Publication Date
WO1992021150A1 true WO1992021150A1 (en) 1992-11-26

Family

ID=24829653

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1992/003361 WO1992021150A1 (en) 1991-05-23 1992-04-23 Integrated circuit chip carrier

Country Status (5)

Country Link
US (1) US5293067A (en)
EP (1) EP0585376A4 (en)
JP (1) JP2570498B2 (en)
KR (1) KR970011620B1 (en)
WO (1) WO1992021150A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0715348A3 (en) * 1994-11-29 1998-07-15 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor devices
US5976912A (en) * 1994-03-18 1999-11-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
WO2000035009A1 (en) * 1998-12-08 2000-06-15 Alexandr Ivanovich Taran Substrate for ic crystals
US6138348A (en) * 1989-12-18 2000-10-31 Polymer Flip Chip Corporation Method of forming electrically conductive polymer interconnects on electrical substrates
US6365499B1 (en) 1995-02-23 2002-04-02 Matsushita Electric Industrial Co., Ltd. Chip carrier and method of manufacturing and mounting the same

Families Citing this family (98)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7198969B1 (en) * 1990-09-24 2007-04-03 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5821597A (en) * 1992-09-11 1998-10-13 Semiconductor Energy Laboratory Co., Ltd. Photoelectric conversion device
US6720576B1 (en) 1992-09-11 2004-04-13 Semiconductor Energy Laboratory Co., Ltd. Plasma processing method and photoelectric conversion device
US5427984A (en) * 1993-03-01 1995-06-27 At&T Global Information Solutions Method of making a cooling package for a semiconductor chip
JP3461204B2 (en) 1993-09-14 2003-10-27 株式会社東芝 Multi-chip module
US5501006A (en) * 1993-09-22 1996-03-26 Motorola, Inc. Method for connection of signals to an integrated circuit
US5418471A (en) * 1994-01-26 1995-05-23 Emulation Technology, Inc. Adapter which emulates ball grid array packages
USRE36442E (en) * 1994-01-26 1999-12-14 Emulation Technology, Inc. Adapter which emulates ball grid array packages
US5625224A (en) * 1994-08-10 1997-04-29 Motorola, Inc. Method and apparatus for an integrated circuit chip carrier having improved mounting pad density
US5444303A (en) * 1994-08-10 1995-08-22 Motorola, Inc. Wire bond pad arrangement having improved pad density
JP3726318B2 (en) * 1995-08-22 2005-12-14 株式会社日立製作所 Chip size package, manufacturing method thereof, and second level packaging
US5731709A (en) * 1996-01-26 1998-03-24 Motorola, Inc. Method for testing a ball grid array semiconductor device and a device for such testing
US5637916A (en) * 1996-02-02 1997-06-10 National Semiconductor Corporation Carrier based IC packaging arrangement
JP2842361B2 (en) * 1996-02-28 1999-01-06 日本電気株式会社 Semiconductor device
US6007348A (en) 1996-05-07 1999-12-28 Advanced Intercommunications Corporation Solder ball terminal
SG71046A1 (en) 1996-10-10 2000-03-21 Connector Systems Tech Nv High density connector and method of manufacture
US6093971A (en) * 1996-10-14 2000-07-25 Fraunhofer-Gesellschaft Zur Forderung Der Angewandten Forschung E.V. Chip module with conductor paths on the chip bonding side of a chip carrier
US5814401A (en) * 1997-02-04 1998-09-29 Motorola, Inc. Selectively filled adhesive film containing a fluxing agent
JP3593833B2 (en) * 1997-02-10 2004-11-24 富士通株式会社 Semiconductor device
JP3447908B2 (en) * 1997-02-13 2003-09-16 富士通株式会社 Ball grid array package
JP3176307B2 (en) * 1997-03-03 2001-06-18 日本電気株式会社 Mounting structure of integrated circuit device and method of manufacturing the same
JPH11102985A (en) 1997-09-26 1999-04-13 Mitsubishi Electric Corp Semiconductor integrated circuit device
US6441487B2 (en) 1997-10-20 2002-08-27 Flip Chip Technologies, L.L.C. Chip scale package using large ductile solder balls
KR100259359B1 (en) 1998-02-10 2000-06-15 김영환 Substrate for semiconductor device package, semiconductor device package using the same and manufacturing method thereof
JP3509532B2 (en) * 1998-02-17 2004-03-22 セイコーエプソン株式会社 Semiconductor device substrate, semiconductor device, method of manufacturing the same, and electronic device
SG75841A1 (en) 1998-05-02 2000-10-24 Eriston Invest Pte Ltd Flip chip assembly with via interconnection
US6406939B1 (en) 1998-05-02 2002-06-18 Charles W. C. Lin Flip chip assembly with via interconnection
US6291776B1 (en) * 1998-11-03 2001-09-18 International Business Machines Corporation Thermal deformation management for chip carriers
TW396462B (en) 1998-12-17 2000-07-01 Eriston Technologies Pte Ltd Bumpless flip chip assembly with solder via
TW444236B (en) 1998-12-17 2001-07-01 Charles Wen Chyang Lin Bumpless flip chip assembly with strips and via-fill
TW522536B (en) 1998-12-17 2003-03-01 Wen-Chiang Lin Bumpless flip chip assembly with strips-in-via and plating
JP3844936B2 (en) * 1999-03-26 2006-11-15 富士通株式会社 Semiconductor device
US6163076A (en) * 1999-06-04 2000-12-19 Advanced Semiconductor Engineering, Inc. Stacked structure of semiconductor package
US6562657B1 (en) 2000-08-22 2003-05-13 Charles W. C. Lin Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint
US6402970B1 (en) 2000-08-22 2002-06-11 Charles W. C. Lin Method of making a support circuit for a semiconductor chip assembly
US6436734B1 (en) 2000-08-22 2002-08-20 Charles W. C. Lin Method of making a support circuit for a semiconductor chip assembly
US6551861B1 (en) 2000-08-22 2003-04-22 Charles W. C. Lin Method of making a semiconductor chip assembly by joining the chip to a support circuit with an adhesive
US6562709B1 (en) 2000-08-22 2003-05-13 Charles W. C. Lin Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint
US6403460B1 (en) 2000-08-22 2002-06-11 Charles W. C. Lin Method of making a semiconductor chip assembly
US6350633B1 (en) 2000-08-22 2002-02-26 Charles W. C. Lin Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint
US6660626B1 (en) 2000-08-22 2003-12-09 Charles W. C. Lin Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint
US6511865B1 (en) 2000-09-20 2003-01-28 Charles W. C. Lin Method for forming a ball bond connection joint on a conductive trace and conductive pad in a semiconductor chip assembly
US6350632B1 (en) 2000-09-20 2002-02-26 Charles W. C. Lin Semiconductor chip assembly with ball bond connection joint
US6350386B1 (en) 2000-09-20 2002-02-26 Charles W. C. Lin Method of making a support circuit with a tapered through-hole for a semiconductor chip assembly
US6448108B1 (en) 2000-10-02 2002-09-10 Charles W. C. Lin Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment
US6544813B1 (en) 2000-10-02 2003-04-08 Charles W. C. Lin Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment
US7262082B1 (en) 2000-10-13 2007-08-28 Bridge Semiconductor Corporation Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture
US7129113B1 (en) 2000-10-13 2006-10-31 Bridge Semiconductor Corporation Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture
US7414319B2 (en) * 2000-10-13 2008-08-19 Bridge Semiconductor Corporation Semiconductor chip assembly with metal containment wall and solder terminal
US6492252B1 (en) 2000-10-13 2002-12-10 Bridge Semiconductor Corporation Method of connecting a bumped conductive trace to a semiconductor chip
US7264991B1 (en) 2000-10-13 2007-09-04 Bridge Semiconductor Corporation Method of connecting a conductive trace to a semiconductor chip using conductive adhesive
US7132741B1 (en) 2000-10-13 2006-11-07 Bridge Semiconductor Corporation Semiconductor chip assembly with carved bumped terminal
US6872591B1 (en) 2000-10-13 2005-03-29 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with a conductive trace and a substrate
US7319265B1 (en) 2000-10-13 2008-01-15 Bridge Semiconductor Corporation Semiconductor chip assembly with precision-formed metal pillar
US7071089B1 (en) 2000-10-13 2006-07-04 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with a carved bumped terminal
US6667229B1 (en) 2000-10-13 2003-12-23 Bridge Semiconductor Corporation Method of connecting a bumped compliant conductive trace and an insulative base to a semiconductor chip
US7190080B1 (en) 2000-10-13 2007-03-13 Bridge Semiconductor Corporation Semiconductor chip assembly with embedded metal pillar
US6576493B1 (en) 2000-10-13 2003-06-10 Bridge Semiconductor Corporation Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps
US6949408B1 (en) 2000-10-13 2005-09-27 Bridge Semiconductor Corporation Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps
US7009297B1 (en) 2000-10-13 2006-03-07 Bridge Semiconductor Corporation Semiconductor chip assembly with embedded metal particle
US6537851B1 (en) 2000-10-13 2003-03-25 Bridge Semiconductor Corporation Method of connecting a bumped compliant conductive trace to a semiconductor chip
US6740576B1 (en) 2000-10-13 2004-05-25 Bridge Semiconductor Corporation Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly
US6908788B1 (en) 2000-10-13 2005-06-21 Bridge Semiconductor Corporation Method of connecting a conductive trace to a semiconductor chip using a metal base
US6699780B1 (en) 2000-10-13 2004-03-02 Bridge Semiconductor Corporation Method of connecting a conductive trace to a semiconductor chip using plasma undercut etching
US6440835B1 (en) 2000-10-13 2002-08-27 Charles W. C. Lin Method of connecting a conductive trace to a semiconductor chip
US6673710B1 (en) 2000-10-13 2004-01-06 Bridge Semiconductor Corporation Method of connecting a conductive trace and an insulative base to a semiconductor chip
US6576539B1 (en) 2000-10-13 2003-06-10 Charles W.C. Lin Semiconductor chip assembly with interlocked conductive trace
US6984576B1 (en) 2000-10-13 2006-01-10 Bridge Semiconductor Corporation Method of connecting an additively and subtractively formed conductive trace and an insulative base to a semiconductor chip
US6876072B1 (en) 2000-10-13 2005-04-05 Bridge Semiconductor Corporation Semiconductor chip assembly with chip in substrate cavity
US7075186B1 (en) 2000-10-13 2006-07-11 Bridge Semiconductor Corporation Semiconductor chip assembly with interlocked contact terminal
US7129575B1 (en) 2000-10-13 2006-10-31 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped metal pillar
US6548393B1 (en) 2000-10-13 2003-04-15 Charles W. C. Lin Semiconductor chip assembly with hardened connection joint
US7094676B1 (en) 2000-10-13 2006-08-22 Bridge Semiconductor Corporation Semiconductor chip assembly with embedded metal pillar
US6444489B1 (en) 2000-12-15 2002-09-03 Charles W. C. Lin Semiconductor chip assembly with bumped molded substrate
WO2002069680A2 (en) * 2001-01-17 2002-09-06 Honeywell International Inc. Adapter for plastic-leaded chip carrier (plcc) and other surface mount technology (smt) chip carriers
US6653170B1 (en) 2001-02-06 2003-11-25 Charles W. C. Lin Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit
US7061116B2 (en) * 2001-09-26 2006-06-13 Intel Corporation Arrangement of vias in a substrate to support a ball grid array
DE10201204A1 (en) 2002-01-14 2003-07-31 Infineon Technologies Ag Method for producing protection for chip edges and arrangement for protecting chip edges
DE10227059A1 (en) * 2002-06-17 2004-01-15 Infineon Technologies Ag Packaging for semiconductor devices and method of manufacturing the same
US20040105244A1 (en) * 2002-08-06 2004-06-03 Ilyas Mohammed Lead assemblies with offset portions and microelectronic assemblies with leads having offset portions
DE10323296A1 (en) * 2003-05-21 2005-01-05 Infineon Technologies Ag Arrangement for stress reduction for substrate-based chip packages has uniform trench-shaped structures on chip side of substrate to interrupt or displace thermally induced mechanical stress
US7993983B1 (en) 2003-11-17 2011-08-09 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with chip and encapsulant grinding
US7538415B1 (en) 2003-11-20 2009-05-26 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped terminal, filler and insulative base
US7425759B1 (en) 2003-11-20 2008-09-16 Bridge Semiconductor Corporation Semiconductor chip assembly with bumped terminal and filler
US7750483B1 (en) 2004-11-10 2010-07-06 Bridge Semiconductor Corporation Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal
US7446419B1 (en) 2004-11-10 2008-11-04 Bridge Semiconductor Corporation Semiconductor chip assembly with welded metal pillar of stacked metal balls
US7268421B1 (en) 2004-11-10 2007-09-11 Bridge Semiconductor Corporation Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond
US7811863B1 (en) 2006-10-26 2010-10-12 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment
US7494843B1 (en) 2006-12-26 2009-02-24 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding
JP2011029287A (en) * 2009-07-22 2011-02-10 Renesas Electronics Corp Printed wiring board, semiconductor device, and method for manufacturing the printed wiring board
USD668658S1 (en) * 2011-11-15 2012-10-09 Connectblue Ab Module
USD668659S1 (en) * 2011-11-15 2012-10-09 Connectblue Ab Module
USD680545S1 (en) * 2011-11-15 2013-04-23 Connectblue Ab Module
USD692896S1 (en) * 2011-11-15 2013-11-05 Connectblue Ab Module
USD689053S1 (en) * 2011-11-15 2013-09-03 Connectblue Ab Module
USD680119S1 (en) * 2011-11-15 2013-04-16 Connectblue Ab Module
JP2016178001A (en) * 2015-03-20 2016-10-06 カシオ計算機株式会社 Connector and electronic apparatus
JP2016178068A (en) * 2015-03-23 2016-10-06 カシオ計算機株式会社 Connector and electronic apparatus

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS599441A (en) * 1982-07-08 1984-01-18 Yamatake Honeywell Co Ltd Starting operation of heat source equipment
JPS61279164A (en) * 1985-06-05 1986-12-09 Hitachi Ltd Multiple chip module
US4821142A (en) * 1986-06-06 1989-04-11 Hitachi, Ltd. Ceramic multilayer circuit board and semiconductor module
US4893172A (en) * 1987-01-19 1990-01-09 Hitachi, Ltd. Connecting structure for electronic part and method of manufacturing the same
US4963414A (en) * 1989-06-12 1990-10-16 General Electric Company Low thermal expansion, heat sinking substrate for electronic surface mount applications

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5994441A (en) * 1982-11-19 1984-05-31 Nippon Denso Co Ltd Semiconductor device
JPS60154632A (en) * 1984-01-25 1985-08-14 Hitachi Ltd Semiconductor device
JPS6127667A (en) * 1984-07-17 1986-02-07 Mitsubishi Electric Corp Semiconductor device
JPS6252930A (en) * 1985-09-02 1987-03-07 Canon Inc Semiconductor manufacture equipment
US4933810A (en) * 1987-04-30 1990-06-12 Honeywell Inc. Integrated circuit interconnector
JPS63301552A (en) * 1987-06-01 1988-12-08 Nec Corp Wiring substrate
JPH01132150A (en) * 1987-11-18 1989-05-24 Hitachi Ltd Carrier substrate of semiconductor chip
JP2638089B2 (en) * 1988-06-20 1997-08-06 日本電気株式会社 Semiconductor device
EP0351581A1 (en) * 1988-07-22 1990-01-24 Oerlikon-Contraves AG High-density integrated circuit and method for its production
JPH0269945A (en) * 1988-09-05 1990-03-08 Hitachi Ltd Semiconductor device and manufacture thereof
US4954878A (en) * 1989-06-29 1990-09-04 Digital Equipment Corp. Method of packaging and powering integrated circuit chips and the chip assembly formed thereby

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS599441A (en) * 1982-07-08 1984-01-18 Yamatake Honeywell Co Ltd Starting operation of heat source equipment
JPS61279164A (en) * 1985-06-05 1986-12-09 Hitachi Ltd Multiple chip module
US4821142A (en) * 1986-06-06 1989-04-11 Hitachi, Ltd. Ceramic multilayer circuit board and semiconductor module
US4893172A (en) * 1987-01-19 1990-01-09 Hitachi, Ltd. Connecting structure for electronic part and method of manufacturing the same
US4963414A (en) * 1989-06-12 1990-10-16 General Electric Company Low thermal expansion, heat sinking substrate for electronic surface mount applications

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP0585376A4 *

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6138348A (en) * 1989-12-18 2000-10-31 Polymer Flip Chip Corporation Method of forming electrically conductive polymer interconnects on electrical substrates
US5976912A (en) * 1994-03-18 1999-11-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
US6365432B1 (en) 1994-03-18 2002-04-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
EP1213754A2 (en) * 1994-03-18 2002-06-12 Hitachi Chemical Co., Ltd. Fabrication process of semiconductor package and semiconductor package
US6746897B2 (en) 1994-03-18 2004-06-08 Naoki Fukutomi Fabrication process of semiconductor package and semiconductor package
EP1213754A3 (en) * 1994-03-18 2005-05-25 Hitachi Chemical Co., Ltd. Fabrication process of semiconductor package and semiconductor package
US7187072B2 (en) 1994-03-18 2007-03-06 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
EP0715348A3 (en) * 1994-11-29 1998-07-15 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor devices
US6365499B1 (en) 1995-02-23 2002-04-02 Matsushita Electric Industrial Co., Ltd. Chip carrier and method of manufacturing and mounting the same
WO2000035009A1 (en) * 1998-12-08 2000-06-15 Alexandr Ivanovich Taran Substrate for ic crystals
US6410937B1 (en) 1998-12-08 2002-06-25 Alexsander Ivanovich Taran Integrated circuit chip carrier

Also Published As

Publication number Publication date
EP0585376A1 (en) 1994-03-09
EP0585376A4 (en) 1994-06-08
JPH06510396A (en) 1994-11-17
KR970011620B1 (en) 1997-07-12
US5293067A (en) 1994-03-08
JP2570498B2 (en) 1997-01-08

Similar Documents

Publication Publication Date Title
US5293067A (en) Integrated circuit chip carrier
US5535101A (en) Leadless integrated circuit package
US6294831B1 (en) Electronic package with bonded structure and method of making
US7427535B2 (en) Semiconductor/printed circuit board assembly, and computer system
US5521435A (en) Semiconductor device and a fabrication process thereof
US5831832A (en) Molded plastic ball grid array package
US6306686B1 (en) Method of fabricating an electronic package with interconnected chips
US5701032A (en) Integrated circuit package
US20050189623A1 (en) Multiple die package
US7462939B2 (en) Interposer for compliant interfacial coupling
JPH09129670A (en) Contact high density type ball grid array package for flip chip
US6317333B1 (en) Package construction of semiconductor device
US5530289A (en) Semiconductor device and method of manufacturing the same
KR20050021905A (en) Package for a semiconductor device
US6351389B1 (en) Device and method for packaging an electronic device
US20050133929A1 (en) Flexible package with rigid substrate segments for high density integrated circuit systems
US7847414B2 (en) Chip package structure
US20060103032A1 (en) Die attach material for TBGA or flexible circuitry
KR100546359B1 (en) Semiconductor chip package and stacked module thereof having functional part and packaging part arranged sideways on one plane
JP3450477B2 (en) Semiconductor device and manufacturing method thereof
JPH08236898A (en) Stress relaxing connecting medium, stress relaxing mounting body and stress relaxing component
WO1998048449A2 (en) Flip chip and chip scale package
KR0185515B1 (en) Ball grid array of chip size
KR940003374B1 (en) Package of semiconductor device
KR20010073452A (en) Ball grid array package and printed circuit board used in the same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IT LU MC NL SE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1019930702937

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 1992912829

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1992912829

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1992912829

Country of ref document: EP