WO1997004544A1 - Network switch utilizing centralized and partitioned memory for connection topology information storage - Google Patents
Network switch utilizing centralized and partitioned memory for connection topology information storage Download PDFInfo
- Publication number
- WO1997004544A1 WO1997004544A1 PCT/US1996/011932 US9611932W WO9704544A1 WO 1997004544 A1 WO1997004544 A1 WO 1997004544A1 US 9611932 W US9611932 W US 9611932W WO 9704544 A1 WO9704544 A1 WO 9704544A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- output
- input
- switch
- point
- input port
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/18—End to end
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17356—Indirect interconnection networks
- G06F15/17368—Indirect interconnection networks non hierarchical topologies
- G06F15/17375—One dimensional, e.g. linear array, ring
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
- H04L12/4608—LAN interconnection over ATM networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L12/5602—Bandwidth control in ATM Networks, e.g. leaky bucket
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/08—Configuration management of networks or network elements
- H04L41/0896—Bandwidth or capacity management, i.e. automatically increasing or decreasing capacities
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/11—Identifying congestion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/26—Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
- H04L47/266—Stopping or restarting the source, e.g. X-on or X-off
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/29—Flow control; Congestion control using a combination of thresholds
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/30—Flow control; Congestion control in combination with information about buffer occupancy at either end or at transit nodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/50—Queue scheduling
- H04L47/62—Queue scheduling characterised by scheduling criteria
- H04L47/621—Individual queue per connection or flow, e.g. per VC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
- H04L49/105—ATM switching elements
- H04L49/106—ATM switching elements using space switching, e.g. crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
- H04L49/105—ATM switching elements
- H04L49/107—ATM switching elements using shared medium
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1515—Non-blocking multistage, e.g. Clos
- H04L49/153—ATM switching fabrics having parallel switch planes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/15—Interconnection of switching modules
- H04L49/1553—Interconnection of ATM switching modules, e.g. ATM switching fabrics
- H04L49/1576—Crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/20—Support for services
- H04L49/201—Multicast operation; Broadcast operation
- H04L49/203—ATM switching fabrics with multicast or broadcast capabilities
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
- H04L49/255—Control mechanisms for ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/256—Routing or path finding in ATM switching fabrics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3081—ATM peripheral units, e.g. policing, insertion or extraction
- H04L49/309—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/45—Arrangements for providing or supporting expansion
- H04L49/455—Provisions for supporting expansion in ATM switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/55—Prevention, detection or correction of errors
- H04L49/552—Prevention, detection or correction of errors by ensuring the integrity of packets received through redundant connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/55—Prevention, detection or correction of errors
- H04L49/555—Error detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0682—Clock or time synchronisation in a network by delay compensation, e.g. by compensation of propagation delay or variations thereof, by ranging
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5614—User Network Interface
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5614—User Network Interface
- H04L2012/5616—Terminal equipment, e.g. codecs, synch.
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5625—Operations, administration and maintenance [OAM]
- H04L2012/5627—Fault tolerance and recovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5628—Testing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
- H04L2012/5634—In-call negotiation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5629—Admission control
- H04L2012/5631—Resource management and allocation
- H04L2012/5632—Bandwidth allocation
- H04L2012/5635—Backpressure, e.g. for ABR
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/564—Connection-oriented
- H04L2012/5642—Multicast/broadcast/point-multipoint, e.g. VOD
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/564—Connection-oriented
- H04L2012/5643—Concast/multipoint-to-point
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5647—Cell loss
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5647—Cell loss
- H04L2012/5648—Packet discarding, e.g. EPD, PTD
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5649—Cell delay or jitter
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5651—Priority, marking, classes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5672—Multiplexing, e.g. coding, scrambling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5679—Arbitration or scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
- H04L2012/5682—Threshold; Watermark
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
- H04L2012/5681—Buffer or queue management
- H04L2012/5683—Buffer or queue management for avoiding head of line blocking
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5685—Addressing issues
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/046—Speed or phase control by synchronisation signals using special codes as synchronising signal using a dotting sequence
Definitions
- the present invention relates generally to networks and, more particularly, to a network switch having centralized and partitioned memory for storing connection topology information.
- ATM networks such as asynchronous transfer mode (“ATM”) networks are used to transfer audio, video and other data.
- ATM networks deliver data by routing data units, such as ATM cells, from source to destination through switches. Switches
- I/O ports 20 include input/output ("I/O") ports through which ATM cells are received and transmitted.
- Each of the I/O ports has at least one queue associated therewith for temporarily storing, or buffering cells processed by the respective port. Queues associated with an input port are
- input port queues queues associated with an output port are referred to herein as output port queues.
- Cells and control signals may be transmitted from an input port queue to a single output port queue in the case
- the cell header identifies the input port queue which temporarily stores the cell. In this way, the header also identifies the destination output port queue, or queues, since the cells stored in a particular input port queue have the same destination output port queue, or queues.
- the ATM switch requires memory for storing a look-up table containing connection topology information (i.e., the destination output port queue, or queues associated with each input port queue) . As the number of input and output ports increases, the size and bandwidth requirements of the connection topology memory likewise increase. Additionally, scaling the number of ports of the switch requires an increase in size of the connection topology look-up table.
- the switch includes at least one input port for receiving data from a network, at least one output port for transmitting data from the switch and a control module including a central switch fabric coupled between the input port and output port.
- the central switch fabric includes a connection topology memory containing a look-up table correlating the at least one input port to the at least one output port.
- the memory containing the connection topology information is centralized at the switch fabric, thereby facilitating scaling of the number of ports.
- the number of input ports or output ports supported by the switch can be increased without modifying the I/O boards containing the I/O ports. Rather, the number of I/O ports can be increased by modifying the centralized connection topology information in the memory at the central switch fabric.
- This arrangement can be contrasted to maintaining the connection topology memory at the I/O ports themselves, in which case the I/O boards would require increasing or decreasing the size of their memory in order to change the number of switch ports.
- a connection topology memory residing at an input port would be required to have the memory size/bandwidth necessary to perform look ⁇ ups for the maximum number of switch output ports, even if it were utilized in a switch with fewer output ports.
- the switch further includes at least one input side translator associated with the at least one input port, at least one output side translator associated with the at least one output port and a bandwidth arbiter operative to control data signal flow between the input side translator and the output side translator.
- At least one input port queue is associated with the input port and at least one output port queue is associated with the output port for temporarily storing data received by the respective output port.
- the central switch fabric memory is partitioned such that a first connection topology memory is associated with the input side translator and a second connection topology memory is associated with the output side translator.
- Each input side translator is associated with a predetermined number of input ports and each output side translator is associated with a predetermined number of output ports.
- each input side translator is associated with up to four input ports and each output side translator is associated with up to four output ports.
- This arrangement advantageously distributes the bandwidth requirement associated with connection topology memory look-up operations, thereby effectively reducing the necessary memory access bandwidth per device.
- scaling the number of ports of the switch is facilitated by the disclosed translator/memory/port modularity (i.e., the association of a connection topology memory with each translator and attached ports) .
- the number of ports can be readily increased with the use of additional translator/memory pairs.
- the first connection topology memory associated with the input side translator contains multiqueue number entries, each of which is a list of output port queues associated with a particular input port, and broadcast number entries, each of which is a pointer to one or more multiqueue numbers.
- a multiqueue number is retrieved from the first connection topology memory for point to point connections and a broadcast number is retrieved from the first connection topology memory for point to multipoint connections.
- Also stored in the first connection topology memory are bit vector entries which specify the destination output port, or ports. In point to point connections, the bit vector specifies a single output port. The multiqueue number or broadcast number is sent to the output side translator(s) associated with the output port(s) specified by the bit vector.
- the second connection topology memory associated with the output side translator contains multiqueue numbers for each attached output port.
- multiqueue numbers are retrieved from the second connection topology memory in response to a received broadcast number.
- Multiqueue numbers are further decoded by the particular output port to identify the destination output port queue, or queues.
- a multipoint to point connection is a set of multiple point to point connections distributed over time.
- point to point it refers to either point to point or multipoint to point unless otherwise noted.
- a multipoint to multipoint connection is a set of multiple point to multipoint connections distributed over time.
- point to multipoint it refers to either point to multipoint or multipoint to multipoint unless otherwise noted.
- the first connection topology memory is accessed to retrieve a multiqueue number and the second connection topology memory is not accessed; whereas, in point to multipoint connections, the first connection topology memory is accessed to retrieve a broadcast number and the second connection topology table memory is accessed to retrieve one or more multiqueue numbers in response to the broadcast number.
- access of the second connection topology memory is avoided in point to point connections, thereby reducing the memory size and bandwidth requirements.
- Fig. 1 is a block diagram of a network switch
- Fig. 2 is a flow diagram of an illustrative process by which one or more destination output port queues are identified.
- Fig. 3 is a diagram of an illustrative connection topology memory and mapping memory of the switch of Fig. 1, a ⁇ well as the address structures associated with the connection topology memory and the mapping memory.
- a network switch 10 includes at least one input port comprising at least one input port processor 14, - 14n coupled to one or more respective ATM links and operative to receive and temporarily store ATM cells from the respective ATM links. Also provided is at least one output port comprising at least one output port processor 18, - 18o coupled to one or more respective ATM links and operative to temporarily store and transmit ATM cells to the respective ATM links.
- the input port processors 14j - 14n are referred to herein generally as "To Switch Port Processors" or TSPPs 14 and the output port processors 18, - 18n are referred to herein generally as "From Switch Port Processors" or FSPPs 18.
- Each of the I/O ports has at least one queue associated therewith.
- a queue associated with an input port is referred to herein generally as an input port queue 16 and a queue associated with an output port is referred to herein generally as an output port queue 22.
- Each input port queue 16 has a corresponding input port queue number identifying the respective input port queue.
- each output port queue 22 has a corresponding output port queue number identifying the respective output port queue.
- the input port queues 16 contain identifiers of other queues which buffer, or temporarily store cells contending for access to a common connection.
- the input port queue 16 may alternatively be referred to as a scheduling list since such a queue contains a list of queues to be scheduled for access to a connection.
- the input queues 16 may themselves contain (or point to) cells for the purpose of buffering such cells. It will therefore be appreciated that the term input port queue 16 as used hereinafter refers to either a queue containing other queues or a queue containing cells. Data and control signals may be transmitted from an input port queue 16 to a particular one of the output port queues 22, in the case of a point to point connection.
- a multipoint to point connection is a set of multiple point to point connections distributed over time.
- point to point it refers to either point to point or multipoint to point unless otherwise noted.
- a multipoint to multipoint connection is a set of multiple point to multipoint connections distributed over time.
- point to multipoint it refers to either point to multipoint or multipoint to multipoint unless otherwise noted.
- a control module 20 is coupled between each of the TSPPs 14, - I4n and the FSPPs 18, - 18n, as shown.
- the control module 20 includes a central switch fabric 28 which permits the flow of control signals and data between the TSPPs 14, - 14n and the FSPPs i ⁇ , - 18n.
- the switch fabric 28 includes a plurality of input side translators 24, - 24n/x (referred to generally as input side translators 24) , where x is a predetermined number, such as four. Stated differently, each input side translator 24 is associated with between one and four TSPPs 14.
- the input side translators 24 connect the respective TSPP(s) 14 to a bandwidth arbiter 30 of the switch fabric and perform translations used to implement internal switch flow control for point to multipoint and point to point connections.
- the interface between each input side translator 24 and the bandwidth arbiter 30 is provided by serial signal lines.
- connection topology memory 26, - 26n/x is a connection topology memory 26, - 26n/x, respectively (referred to generally as input side memories 26) .
- Each input side memory 26 includes a look-up table containing connection topology information and thus, may be referred to alternatively as a look-up table memory 26.
- each input side memory 26 contains a look-up table of multiqueue numbers (MQNs) , forward broadcast numbers (FBCNs) , input port queue numbers and bit vectors, as will be described.
- MQNs multiqueue numbers
- FBCNs forward broadcast numbers
- bit vectors bit vectors
- each output side translator 40 is associated with between one and four FSPPs 18.
- the output side translators 40 are connected to the bandwidth arbiter 30 via serial signal lines and perform translations for internal switch flow control.
- connection topology memory 44, - 44o/x (referred to generally as output side memories 44) is associated with each output side translator 40, - 40o/x, respectively.
- Each of the output side memories 44 includes a look-up table containing connection topology information and thus, may be referred to alternatively as a look-up table memory 44.
- each output side memory 44 contains a look-up table of input port queue numbers and reverse broadcast numbers (RBCNs) , as will be described.
- the bandwidth arbiter 30 controls data flow within the switch 10 and includes a probe crossbar 32, an XOFF crossbar 36 and an XON crossbar 34, each of which is an NxN switch fabric, such as a cross point switch fabric.
- the request message is used to query whether or not sufficient space is available at the destination output port queue, or queues 22 to enqueue a cell.
- the request message is considered a "forward" control signal since its direction is from a TSPP 14 to one or more FSPPs 18 (i.e., the same direction as data) .
- a two bit control signal flows in the reverse direction (from one or more FSPPs 18 to a TSPP 14) through the XOFF crossbar 36 and responds to the request message query by indicating whether or not the destination output port queue, or queues 22 are presently capable of accepting data cells and thus, whether
- a data crossbar 48 of the switch fabric 28 permits transmission of data cells between the TSPPs 14 and the FSPPs 18. To this end, the data crossbar 48 is coupled between the TSPPs 14 and FSPPs 18.
- a microprocessor 50 within the control module 20 provides various control functionality.
- the microprocessor 50 executes call control software when switch connections are set up, in order to load the connection topology look-up tables into the input side memories 26 and output side memories 44.
- the control module 20 resides on a respective I/O board and the control module 20 is implemented on a central board.
- the input side translators 24 and output side translators 40 are implemented on an ASIC, which may contain one or more of the input and output side translators.
- bandwidth arbiter 30 is implemented on an ASIC.
- Each input side memory 26 and output side memory 44 is provided by a dedicated SRAM device.
- the input side translators 24 and output side translators 40 are incorporated into the same device.
- both the input side memories 26 and output side memories 44 contain similar connection topology look-up tables. Specifically, each of the memories 26, 44 contains a
- connection topology look-up table with entries of multipoint queue numbers (MQNs) , forward broadcast numbers (FBCNs) , bit vectors, input port queue numbers and reverse broadcast numbers (RBCNs) .
- MQNs multipoint queue numbers
- FBCNs forward broadcast numbers
- RBCNs reverse broadcast numbers
- An MQN is a fourteen bit digital word which specifies one or more output port queues 22 associated with a particular FSPP 18.
- an MQN for the destination FSPP 18 is retrieved from the input side memory 26 by the input side translator 24 and is sent to the destination FSPP 18 via the output side translator 40 and bandwidth arbiter 30.
- An FBCN is a seventeen bit digital word which points to a list of one or more MQNs.
- an FBCN is retrieved from the input side connection topology memory 26 by the respective input side translator 24 and is sent to the output side translator(s) 40 associated with the destination FSPP(s) 18. The output side translator(s) 40 then use the FBCN to retrieve an MQN for each destination FSPP 18.
- a bit vector is a sixteen bit digital word which specifies the destination FSPP(s) 18, with the number of bits corresponding to the number of output ports.
- a bit vector is retrieved from the input side look-up table memory 26 by the respective input side translator 24 in both point to point and point to multipoint connections. However, only one bit of the bit vector is set for point to point connections.
- bit vectors are not used for transmissions in the reverse direction. Rather, reverse transmissions are either to a single TSPP or to all TSPPs 14. In the case of a reverse transmission to all TSPPs, an RBCN, which is a seventeen bit digital word which points to a list of input port queue numbers, is retrieved from an output side memory 44. Alternatively, in the case of a reverse transmission to one TSPP 14, an input port queue number and the input port number associated with the destination TSPP 14 is retrieved from the output side memory 44.
- Table 1 summarizes the connection topology look-up operations performed by the input and output side translators 24, 40 for both forward probe control signal transmissions and reverse XON and XOFF control signal transmissions in point to point and point to multipoint connections.
- Input port queue # FBCN or MQN
- connection topology memory (including the discrete input side memories 26 associated with respective input side translators 24 and output side memories 44 associated with respective output side translators 40) is centralized at the switch fabric 28 of the control module 20.
- This look-up memory centralization facilitates switch port scaling (i.e., changes in the number of ports of the switch) .
- switch port scaling i.e., changes in the number of ports of the switch
- I/O port capacity can be increased by modifying the centralized connection topology information contained in the switch fabric memories 26, 44.
- a further advantage of the switch 10 is provided by the association of a predetermined number of ports with each translator 24, 40 and the partitioning of the connection topology memory, such that each input side translator 24 and output side translator 40 has a dedicated connection topology memory 26, 44, respectively, associated therewith.
- each input side translator 24/input side memory 26 combination is associated with up to four TSPPs 14 and each output side translator 40/output side memory 44 combination is associated with up to four FSPPs 18.
- This arrangement serves to distribute the bandwidth requirement associated with connection topology look-up operations.
- switch modularity is facilitated since the number of ports can be readily increased by adding additional translator/memory pairs to the switch fabric 28. For example, input/output port quantity can be increased by adding additional input side translators 24 and associated input side memories 26.
- a TSPP 14 sends the number of the associated input port queue 16 containing data (i.e., or containing queues containing data) to the attached input side translator 24 in step 74.
- the input side translator 24 accesses the corresponding input side memory 26.
- the input port queue number is used to address the input side memory 26 to retrieve a bit vector and either an FBCN or an MQN, depending on whether the cell connection is point to point or point to multipoint.
- the input side translator 24 retrieves an MQN and, in the case of a point to multipoint connection, the input side translator 24 retrieves an FBCN.
- the retrieved MQN or FBCN is sent by the input side translator 24 to the bandwidth arbiter 30.
- the bandwidth arbiter 30 sends the MQN or FBCN to the output side translator(s) 40 associated with the FSPPs 18 specified by the bit vector.
- the receiving output side translator(s) 40 perform the further look-up of retrieving an MQN> ⁇ or each attached FSPP 18 in response to the received FBCN.
- the MQNs retrieved by the output side translator(s) 40 are then sent to the respective FSPPs 18, in step 98. Note that, in the event that an MQN was retrieved by the input side translator 24 in step 78 (i.e., a point to point connection) , that MQN is sent to the respective FSPP in step 98. Stated differently, there is no output side connection topology look-up operation for point to point connections. Finally, in step 102, the destination FSPP(s) 18 look up the associated output port queue numbers 22 indicated by the received MQN before the process is terminated in step 106.
- connection topology memories 26, 44 are shown in conjunction with illustrative input side memory 26.
- the connection topology memory 26 is a twenty-two bit wide SRAM segregated into three areas 150, 158 and 160.
- the first memory area 150 (referred to as the FBCN:MQN look-up table area) is accessed to perform output side look- up for forward point to multipoint transmissions (i.e., during the look-up operation numbered 3 in Table 1) .
- the FBCN:MQN look-up table area 150 contains entries correlating each FBCN to a list of MQNs.
- the second memory area 158 (referred to as the RBCN:Input Port Queue # look-up table area) is accessed to perform input side look-up for - 5 reverse point to multipoint transmissions (i.e., during the look-up operation numbered 5 in Table 1) .
- the RBCN:Input Port Queue number look-up table area 158 contains entries correlating each RBCN to a list of input queue numbers. 10
- the third memory area 160 (referred to as the queue area) is accessed to perform input side look-up operations for forward and reverse point to point and point to multipoint connections (i.e., during the look-up operation ⁇ numbered 1, 2 and 4 in Table 1) .
- queue area 160 15 contains three types of entries: (1) entries correlating an input port queue number to an FBCN or an MQN; (2) entries correlating an input port queue number to a bit vector; and (3) entries correlating an output port queue number to input port queue number(s) and the input port number or an RBCN.
- Each FBCN/MQN entry contains a bit specifying whether the entry is an FBCN or an MQN (i.e., whether the connection is point to multipoint or point to point, respectively) .
- the bit vector is a sixteen bit entry specifying the destination FSPP(s) 18. Thus, in the case of a point to point 25 connection, only one bit of the bit vector is set.
- Each input port queue number/RBCN entry contains a bit specifying whether the entry is an input port queue number and input port number or an RBCN (i.e., whether the connection is point to point or point to multipoint) .
- connection topology look-up operations are achieved using the port processor (TSPP 14 or FSPP 18) number
- the memory address used to look up an MQN in response to an FBCN is labelled 168, in which the two least significant bits identify the receiving FSPP 18.
- the most significant seventeen bits are given by an FBCN offset register value minus the FBCN.
- the FBCN offset corresponds to the end of the memory 26 (i.e., the last memory location).
- the address used to look up an input port queue number in response to an RBCN is labelled 170 and includes the receiving TSPP identifier as the two least significant bits.
- the most significant seventeen bits are given by an RBCN offset register value plus the RBCN.
- the RBCN offset corresponds to the end of the queue area 160.
- the RBCN offset is programmable providing a trade-off between the size of the queue area 160 and the size of the BCN look-up table area. This allows flexibility in choosing between the number of connections and the percent of connections which are multipoint. Additionally, the look-up area for the FBCN grows down within the memory; whereas the look-up area for the RBCN grows up, so that the portion of memory dedicated to point to multipoint information as compared to multipoint to point information does not have to be established at machine initialization time.
- look-up operations utilize a memory mapping scheme in order to optimize memory utilization. These look-up operations include: (1) looking up a bit vector in response to an input port queue number (i.e., numbered 2 in Table 1); (2) looking up either an MQN or an FBCN in response to an input port queue number (i.e., numbered 1 in Table 1) and (3) looking up either an input port queue number and input port number or an RBCN in response to an output port queue number (i.e., numbered 4 in Table 1) .
- Each input side translator 24 and output side translator 40 contains a mapping RAM 164.
- the address to the mapping RAM 164 is labelled 174 and includes the least significant bits of the port processor number (i.e., TSPP or FSPP) and the most significant bits of the input/output port queue number, depending on the particular look-up operation. For example, in the case of looking up a bit vector in response to an input port queue number, the port processor number identifies the transmitting TSPP 14 and the queue number identifies the particular input port queue 16. The two least significant bits of the port processor number are used in address 174 since each translator supports four port processors. The five most significant bits of the I/O port queue number are used in address 174 ⁇ ince the page size is 512 (i.e., nine bits) and the queue number is fourteen bits with all of the bits resolved.
- the mapping address 174 is used to retrieve a seven bit mapping word 180 from the mapping RAM 164 for use in an address 178 to access the queue area 160 of the external SRAM 26.
- the seven bit mapping word 180 specifies a particular page of 128 pages into which the queue area 160 is divided.
- the queue area address 178 additionally includes the transmitting port queue number (i.e., an input port queue number 16 when looking up an MQN, bit vector or FBCN and an output port queue number 22 when looking up an RBCN or input port queue number 16) .
- the two least significant bits of the queue area address 178 are look-up selection bits which specify the particular one of the three types of look-ups which utilize the queue area 160 (i.e., look-up operations labelled 1, 2 and 4 in Table 1) .
- 00 as the two least significant bits of address 178 specifies a bit vector look-up operation
- 01 as the two least significant bits specifies an MQN or FBCN look-up operation
- 11 as the two least significant bits specifies an input port queue number and input port number or RBCN look-up operation.
- An entry of 10 as the two least significant bits may be used to specify an additional look-up operation.
- each port processor (TSPP 14 and FSPP 18) supports 16,384 connections.
- each translator 24, 40 supporting up to four port processors 14, 18, respectively, significant memory space is required to store connection information.
- some port processors 14, 18 support fewer than 16,384 connections while other port processors associated with the same translator support the maximum 16,384 connections.
- a port processor with a low number of connections can give up some memory to a port processor that has more connections.
- the mapping provides for dynamic reconfiguration of multipoint information as port processors are inserted/removed from an in-service switch.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9506873A JPH11510006A (en) | 1995-07-19 | 1996-07-18 | Network switch that uses centralized, split-type memory for storage of connection topology information |
PCT/US1996/011932 WO1997004544A1 (en) | 1995-07-19 | 1996-07-18 | Network switch utilizing centralized and partitioned memory for connection topology information storage |
AU65017/96A AU6501796A (en) | 1995-07-19 | 1996-07-18 | Network switch utilizing centralized and partitioned memory for connection topology information storage |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US149895P | 1995-07-19 | 1995-07-19 | |
US60/001,498 | 1995-07-19 | ||
PCT/US1996/011932 WO1997004544A1 (en) | 1995-07-19 | 1996-07-18 | Network switch utilizing centralized and partitioned memory for connection topology information storage |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997004544A1 true WO1997004544A1 (en) | 1997-02-06 |
Family
ID=38659681
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1996/011932 WO1997004544A1 (en) | 1995-07-19 | 1996-07-18 | Network switch utilizing centralized and partitioned memory for connection topology information storage |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH11510006A (en) |
AU (1) | AU6501796A (en) |
WO (1) | WO1997004544A1 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5535197A (en) * | 1991-09-26 | 1996-07-09 | Ipc Information Systems, Inc. | Shared buffer switching module |
US5541912A (en) * | 1994-10-04 | 1996-07-30 | At&T Corp. | Dynamic queue length thresholds in a shared memory ATM switch |
US5546391A (en) * | 1993-03-04 | 1996-08-13 | International Business Machines Corporation | Central shared queue based time multiplexed packet switch with deadlock avoidance |
US5557607A (en) * | 1994-04-28 | 1996-09-17 | Network Synthesis, Inc. | Methods and apparatus for enqueueing and dequeueing data cells in an ATM switch fabric architecture |
-
1996
- 1996-07-18 AU AU65017/96A patent/AU6501796A/en not_active Abandoned
- 1996-07-18 JP JP9506873A patent/JPH11510006A/en active Pending
- 1996-07-18 WO PCT/US1996/011932 patent/WO1997004544A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5535197A (en) * | 1991-09-26 | 1996-07-09 | Ipc Information Systems, Inc. | Shared buffer switching module |
US5546391A (en) * | 1993-03-04 | 1996-08-13 | International Business Machines Corporation | Central shared queue based time multiplexed packet switch with deadlock avoidance |
US5557607A (en) * | 1994-04-28 | 1996-09-17 | Network Synthesis, Inc. | Methods and apparatus for enqueueing and dequeueing data cells in an ATM switch fabric architecture |
US5541912A (en) * | 1994-10-04 | 1996-07-30 | At&T Corp. | Dynamic queue length thresholds in a shared memory ATM switch |
Also Published As
Publication number | Publication date |
---|---|
JPH11510006A (en) | 1999-08-31 |
AU6501796A (en) | 1997-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5917805A (en) | Network switch utilizing centralized and partitioned memory for connection topology information storage | |
JP4024904B2 (en) | Data unit for receiving a data packet and distributing it to a packet switching circuit, and an exchange including the data unit | |
US5535197A (en) | Shared buffer switching module | |
JP3443264B2 (en) | Improved multicast routing in multistage networks | |
AU647267B2 (en) | Switching node in label multiplexing type switching network | |
US5684797A (en) | ATM cell multicasting method and apparatus | |
JP4090510B2 (en) | Computer interface for direct mapping of application data | |
US5898687A (en) | Arbitration mechanism for a multicast logic engine of a switching fabric circuit | |
US6147999A (en) | ATM switch capable of routing IP packet | |
US5774675A (en) | Header converting method | |
US5949785A (en) | Network access communications system and methodology | |
AU632840B2 (en) | An atm switching element for transmitting variable length cells | |
JP4006205B2 (en) | Switching arrangement and method with separate output buffers | |
JP3014612B2 (en) | Connectionless communication device and communication method | |
US6052376A (en) | Distributed buffering system for ATM switches | |
US7782849B2 (en) | Data switch and switch fabric | |
US6751233B1 (en) | UTOPIA 2—UTOPIA 3 translator | |
JPH07321822A (en) | Device with multi-casting function | |
US5666361A (en) | ATM cell forwarding and label swapping method and apparatus | |
US5963552A (en) | Low/medium speed multi-casting device and method | |
US6310875B1 (en) | Method and apparatus for port memory multicast common memory switches | |
WO1999051000A1 (en) | Ampic dram system in a telecommunication switch | |
US6985486B1 (en) | Shared buffer asynchronous transfer mode switch | |
JP3204996B2 (en) | Asynchronous time division multiplex transmission device and switch element | |
WO1997004544A1 (en) | Network switch utilizing centralized and partitioned memory for connection topology information storage |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BB BG BR BY CA CH CN CZ DE DK EE ES FI GB GE HU IL IS JP KE KG KP KR KZ LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK TJ TM TR TT UA UG US UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA |
|
CFP | Corrected version of a pamphlet front page |
Free format text: REVISED ABSTRACT RECEIVED BY THE INTERNATIONAL BUREAU AFTER COMPLETION OF THE TECHNICAL PREPARATIONS FOR INTERNATIONAL PUBLICATION |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 1997 506873 Kind code of ref document: A Format of ref document f/p: F |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: CA |