WO1998012704A3 - Nonvolatile writeable memory with program suspend command - Google Patents

Nonvolatile writeable memory with program suspend command Download PDF

Info

Publication number
WO1998012704A3
WO1998012704A3 PCT/US1997/016765 US9716765W WO9812704A3 WO 1998012704 A3 WO1998012704 A3 WO 1998012704A3 US 9716765 W US9716765 W US 9716765W WO 9812704 A3 WO9812704 A3 WO 9812704A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory array
nonvolatile writeable
control circuitry
writeable memory
suspend
Prior art date
Application number
PCT/US1997/016765
Other languages
French (fr)
Other versions
WO1998012704A2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to AU44289/97A priority Critical patent/AU4428997A/en
Priority to DE69726304T priority patent/DE69726304T2/en
Priority to EP97942628A priority patent/EP0931289B1/en
Publication of WO1998012704A2 publication Critical patent/WO1998012704A2/en
Publication of WO1998012704A3 publication Critical patent/WO1998012704A3/en
Priority to HK00100382A priority patent/HK1021761A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
    • G11C2216/20—Suspension of programming or erasing cells in an array in order to read other cells in it

Abstract

A method and apparatus suspend a program operation in a nonvolatile writeable memory. The nonvolatile writeable memory includes a memory array, a command register (120), and memory array control circuitry (140). The command register (120) decodes a program suspend command and provides a suspend signal as an output. The memory array control circuitry (140) is coupled to receive the suspend signal from the command register (120). The memory array control circuitry (140) performs a program operation in which data is written to the memory array. The memory array control circuitry (140) suspends the program operation upon receiving the suspend signal.
PCT/US1997/016765 1996-09-20 1997-09-18 Nonvolatile writeable memory with program suspend command WO1998012704A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AU44289/97A AU4428997A (en) 1996-09-20 1997-09-18 Nonvolatile writeable memory with program suspend command
DE69726304T DE69726304T2 (en) 1996-09-20 1997-09-18 Nonvolatile Writable Memory with Unlock Command
EP97942628A EP0931289B1 (en) 1996-09-20 1997-09-18 Nonvolatile writeable memory with program suspend command
HK00100382A HK1021761A1 (en) 1996-09-20 2000-01-20 Nonvolatile writeable memory with program suspend command

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/718,216 1996-09-20
US08/718,216 US6148360A (en) 1996-09-20 1996-09-20 Nonvolatile writeable memory with program suspend command

Publications (2)

Publication Number Publication Date
WO1998012704A2 WO1998012704A2 (en) 1998-03-26
WO1998012704A3 true WO1998012704A3 (en) 1998-06-04

Family

ID=24885252

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/016765 WO1998012704A2 (en) 1996-09-20 1997-09-18 Nonvolatile writeable memory with program suspend command

Country Status (9)

Country Link
US (2) US6148360A (en)
EP (1) EP0931289B1 (en)
KR (1) KR100328426B1 (en)
CN (1) CN1137440C (en)
AU (1) AU4428997A (en)
DE (1) DE69726304T2 (en)
HK (1) HK1021761A1 (en)
TW (1) TW365659B (en)
WO (1) WO1998012704A2 (en)

Families Citing this family (116)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010011318A1 (en) * 1997-02-27 2001-08-02 Vishram P. Dalvi Status indicators for flash memory
US6081870A (en) * 1997-11-06 2000-06-27 Micron Technology, Inc. Method and apparatus to achieve fast suspend in flash memories
KR100257868B1 (en) * 1997-12-29 2000-06-01 윤종용 Erasing method of a nor type flash memory device
US6330638B1 (en) * 1998-09-18 2001-12-11 Agere Systems Guardian Corp. Synchronous audio DRAM storing audio and code data
KR100686681B1 (en) * 1999-02-01 2007-02-27 가부시키가이샤 히타치세이사쿠쇼 Semiconductor integrated circuit and nonvolatile memory element
EP1073063A1 (en) * 1999-07-30 2001-01-31 STMicroelectronics S.r.l. Non-volatile memory with functional capability of burst mode read and page mode read during suspension of an operation of electrical alteration.
US6407949B1 (en) * 1999-12-17 2002-06-18 Qualcomm, Incorporated Mobile communication device having integrated embedded flash and SRAM memory
DE10015693A1 (en) * 2000-03-29 2001-10-18 Fujitsu Siemens Computers Gmbh Arrangement and method for reducing the interrupt processing time of a data processing device
US7080205B2 (en) 2000-03-29 2006-07-18 Fujitsu Siemens Computer Gmbh Arrangement and method for reducing the processing time of a data processing device
US6418059B1 (en) 2000-06-26 2002-07-09 Intel Corporation Method and apparatus for non-volatile memory bit sequence program controller
WO2002067268A1 (en) * 2001-02-20 2002-08-29 Micron Technology, Inc. Write state machine architecture for flash memory internal instructions
ITMI20010342A1 (en) * 2001-02-20 2002-08-20 Micron Technology Inc NON-VOLATILE MEMORY SYSTEM TO STORE DATA VALUES
WO2002073622A1 (en) * 2001-03-09 2002-09-19 Thomson Licensing S.A. Electronic memory device and methods for controlling said device
US6879522B2 (en) * 2001-03-12 2005-04-12 Micron Technology, Inc. Method for making a memory device with plural substrates each having a memory array, a read only memory, and a write state machine
US7062616B2 (en) * 2001-06-12 2006-06-13 Intel Corporation Implementing a dual partition flash with suspend/resume capabilities
WO2003092166A1 (en) * 2002-04-25 2003-11-06 Kashya Israel Ltd. An apparatus for continuous compression of large volumes of data
KR100506061B1 (en) * 2002-12-18 2005-08-03 주식회사 하이닉스반도체 Memory Device Comprising Parameter Control Device
US6930925B2 (en) * 2003-10-14 2005-08-16 Atmel Corporation Suspend-resume programming method for flash memory
US7158411B2 (en) * 2004-04-01 2007-01-02 Macronix International Co., Ltd. Integrated code and data flash memory
KR101051703B1 (en) 2004-08-09 2011-07-25 삼성전자주식회사 Integrated circuit card and integrated circuit card system with suspend / reset function
US20060053247A1 (en) * 2004-09-08 2006-03-09 Hugo Cheung Incremental erasing of flash memory to improve system performance
ITMI20041904A1 (en) * 2004-10-07 2005-01-07 Atmel Corp "METHOD AND SYSTEM FOR A PROGRAMMING APPROACH FOR A NON-VOLATILE ELECTRONIC DEVICE"
WO2006078744A2 (en) * 2005-01-20 2006-07-27 Atmel Corporation Method and system for managing a suspend request in a flash memory
ITMI20050063A1 (en) * 2005-01-20 2006-07-21 Atmel Corp METHOD AND SYSTEM FOR THE MANAGEMENT OF A SUSPENSION REQUEST IN A FLASH MEMORY
KR100687424B1 (en) * 2005-08-29 2007-02-26 주식회사 하이닉스반도체 Non-volatile memory device
US7881123B2 (en) * 2005-09-23 2011-02-01 Macronix International Co., Ltd. Multi-operation mode nonvolatile memory
KR100673027B1 (en) * 2006-01-31 2007-01-24 삼성전자주식회사 Non-volatile memory device capable of compensating read margin reduced due to hot temperature stress
KR101202537B1 (en) 2006-05-12 2012-11-19 애플 인크. Combined distortion estimation and error correction coding for memory devices
CN103280239B (en) * 2006-05-12 2016-04-06 苹果公司 Distortion estimation in memory device and elimination
WO2007132456A2 (en) 2006-05-12 2007-11-22 Anobit Technologies Ltd. Memory device with adaptive capacity
WO2008026203A2 (en) * 2006-08-27 2008-03-06 Anobit Technologies Estimation of non-linear distortion in memory devices
WO2008053472A2 (en) 2006-10-30 2008-05-08 Anobit Technologies Ltd. Reading memory cells using multiple thresholds
US7924648B2 (en) * 2006-11-28 2011-04-12 Anobit Technologies Ltd. Memory power and performance management
US8151163B2 (en) 2006-12-03 2012-04-03 Anobit Technologies Ltd. Automatic defect management in memory devices
US7900102B2 (en) 2006-12-17 2011-03-01 Anobit Technologies Ltd. High-speed programming of memory devices
US8151166B2 (en) 2007-01-24 2012-04-03 Anobit Technologies Ltd. Reduction of back pattern dependency effects in memory devices
US7751240B2 (en) 2007-01-24 2010-07-06 Anobit Technologies Ltd. Memory device with negative thresholds
US8370562B2 (en) * 2007-02-25 2013-02-05 Sandisk Il Ltd. Interruptible cache flushing in flash memory systems
CN101715595A (en) 2007-03-12 2010-05-26 爱诺彼得技术有限责任公司 Adaptive estimation of memory cell read thresholds
US8001320B2 (en) 2007-04-22 2011-08-16 Anobit Technologies Ltd. Command interface for memory devices
WO2008139441A2 (en) * 2007-05-12 2008-11-20 Anobit Technologies Ltd. Memory device with internal signal processing unit
US8234545B2 (en) 2007-05-12 2012-07-31 Apple Inc. Data storage with incremental redundancy
US7925936B1 (en) 2007-07-13 2011-04-12 Anobit Technologies Ltd. Memory device with non-uniform programming levels
US8259497B2 (en) * 2007-08-06 2012-09-04 Apple Inc. Programming schemes for multi-level analog memory cells
US8174905B2 (en) 2007-09-19 2012-05-08 Anobit Technologies Ltd. Programming orders for reducing distortion in arrays of multi-level analog memory cells
WO2009050703A2 (en) 2007-10-19 2009-04-23 Anobit Technologies Data storage in analog memory cell arrays having erase failures
US8068360B2 (en) 2007-10-19 2011-11-29 Anobit Technologies Ltd. Reading analog memory cells using built-in multi-threshold commands
US8000141B1 (en) 2007-10-19 2011-08-16 Anobit Technologies Ltd. Compensation for voltage drifts in analog memory cells
WO2009063450A2 (en) 2007-11-13 2009-05-22 Anobit Technologies Optimized selection of memory units in multi-unit memory devices
US8225181B2 (en) * 2007-11-30 2012-07-17 Apple Inc. Efficient re-read operations from memory devices
US8209588B2 (en) 2007-12-12 2012-06-26 Anobit Technologies Ltd. Efficient interference cancellation in analog memory cell arrays
US8456905B2 (en) * 2007-12-16 2013-06-04 Apple Inc. Efficient data storage in multi-plane memory devices
US8085586B2 (en) 2007-12-27 2011-12-27 Anobit Technologies Ltd. Wear level estimation in analog memory cells
US8156398B2 (en) 2008-02-05 2012-04-10 Anobit Technologies Ltd. Parameter estimation based on error correction code parity check equations
US7924587B2 (en) 2008-02-21 2011-04-12 Anobit Technologies Ltd. Programming of analog memory cells using a single programming pulse per state transition
US8230300B2 (en) 2008-03-07 2012-07-24 Apple Inc. Efficient readout from analog memory cells using data compression
US8059457B2 (en) 2008-03-18 2011-11-15 Anobit Technologies Ltd. Memory device with multiple-accuracy read commands
US8400858B2 (en) 2008-03-18 2013-03-19 Apple Inc. Memory device with reduced sense time readout
US7924613B1 (en) 2008-08-05 2011-04-12 Anobit Technologies Ltd. Data storage in analog memory cells with protection against programming interruption
US8498151B1 (en) 2008-08-05 2013-07-30 Apple Inc. Data storage in analog memory cells using modified pass voltages
US8949684B1 (en) 2008-09-02 2015-02-03 Apple Inc. Segmented data storage
US8169825B1 (en) 2008-09-02 2012-05-01 Anobit Technologies Ltd. Reliable data storage in analog memory cells subjected to long retention periods
US8482978B1 (en) 2008-09-14 2013-07-09 Apple Inc. Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US8000135B1 (en) 2008-09-14 2011-08-16 Anobit Technologies Ltd. Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US8239734B1 (en) 2008-10-15 2012-08-07 Apple Inc. Efficient data storage in storage device arrays
US8261159B1 (en) 2008-10-30 2012-09-04 Apple, Inc. Data scrambling schemes for memory devices
US8208304B2 (en) 2008-11-16 2012-06-26 Anobit Technologies Ltd. Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N
US8397131B1 (en) 2008-12-31 2013-03-12 Apple Inc. Efficient readout schemes for analog memory cell devices
US8248831B2 (en) 2008-12-31 2012-08-21 Apple Inc. Rejuvenation of analog memory cells
US8924661B1 (en) 2009-01-18 2014-12-30 Apple Inc. Memory system including a controller and processors associated with memory devices
US8228701B2 (en) * 2009-03-01 2012-07-24 Apple Inc. Selective activation of programming schemes in analog memory cell arrays
US8259506B1 (en) 2009-03-25 2012-09-04 Apple Inc. Database of memory read thresholds
US8832354B2 (en) 2009-03-25 2014-09-09 Apple Inc. Use of host system resources by memory controller
US8238157B1 (en) 2009-04-12 2012-08-07 Apple Inc. Selective re-programming of analog memory cells
CN101630300B (en) * 2009-05-18 2014-09-10 上海闻泰电子科技有限公司 Method for expanding T card by using SRAM bus
US8479080B1 (en) 2009-07-12 2013-07-02 Apple Inc. Adaptive over-provisioning in memory systems
US8495465B1 (en) 2009-10-15 2013-07-23 Apple Inc. Error correction coding over multiple memory pages
US8677054B1 (en) 2009-12-16 2014-03-18 Apple Inc. Memory management schemes for non-volatile memory devices
US8694814B1 (en) 2010-01-10 2014-04-08 Apple Inc. Reuse of host hibernation storage space by memory controller
US8677203B1 (en) 2010-01-11 2014-03-18 Apple Inc. Redundant data storage schemes for multi-die memory systems
US8694853B1 (en) 2010-05-04 2014-04-08 Apple Inc. Read commands for reading interfering memory cells
US8572423B1 (en) 2010-06-22 2013-10-29 Apple Inc. Reducing peak current in memory systems
US8595591B1 (en) 2010-07-11 2013-11-26 Apple Inc. Interference-aware assignment of programming levels in analog memory cells
US9104580B1 (en) 2010-07-27 2015-08-11 Apple Inc. Cache memory for hybrid disk drives
US8645794B1 (en) 2010-07-31 2014-02-04 Apple Inc. Data storage in analog memory cells using a non-integer number of bits per cell
US8856475B1 (en) 2010-08-01 2014-10-07 Apple Inc. Efficient selection of memory blocks for compaction
US8694854B1 (en) 2010-08-17 2014-04-08 Apple Inc. Read threshold setting based on soft readout statistics
US9021181B1 (en) 2010-09-27 2015-04-28 Apple Inc. Memory management for unifying memory cell conditions by using maximum time intervals
KR20120082292A (en) * 2011-01-13 2012-07-23 에스케이하이닉스 주식회사 Semiconductor memory device and method of driving the same
US9076528B2 (en) * 2011-05-31 2015-07-07 Micron Technology, Inc. Apparatus including memory management control circuitry and related methods for allocation of a write block cluster
US9813080B1 (en) 2013-03-05 2017-11-07 Microsemi Solutions (U.S.), Inc. Layer specific LDPC decoder
US10230396B1 (en) 2013-03-05 2019-03-12 Microsemi Solutions (Us), Inc. Method and apparatus for layer-specific LDPC decoding
US9007841B1 (en) 2013-10-24 2015-04-14 Western Digital Technologies, Inc. Programming scheme for improved voltage distribution in solid-state memory
KR102226367B1 (en) * 2014-01-02 2021-03-12 삼성전자주식회사 Nonvolatile memory device and nonvolatile memory system including the same
KR102187637B1 (en) * 2014-02-03 2020-12-07 삼성전자주식회사 Memory system including nonvolatile memory device and erase method thereof
CN107004443A (en) * 2014-08-22 2017-08-01 阿拉克瑞蒂半导体公司 Method and apparatus for memory program
CN111857813A (en) * 2015-05-18 2020-10-30 北京忆芯科技有限公司 Method and device for scheduling micro instruction sequence
US10332613B1 (en) 2015-05-18 2019-06-25 Microsemi Solutions (Us), Inc. Nonvolatile memory system with retention monitor
US9799405B1 (en) 2015-07-29 2017-10-24 Ip Gem Group, Llc Nonvolatile memory system with read circuit for performing reads using threshold voltage shift read instruction
KR102312404B1 (en) * 2015-09-07 2021-10-13 에스케이하이닉스 주식회사 Storage device and operating method thereof
KR102314137B1 (en) * 2015-11-04 2021-10-18 삼성전자 주식회사 Non-volatile Memory Device performing selective recovery operation and Operating Method thereof
US9886214B2 (en) 2015-12-11 2018-02-06 Ip Gem Group, Llc Nonvolatile memory system with erase suspend circuit and method for erase suspend management
US9892794B2 (en) 2016-01-04 2018-02-13 Ip Gem Group, Llc Method and apparatus with program suspend using test mode
US9899092B2 (en) 2016-01-27 2018-02-20 Ip Gem Group, Llc Nonvolatile memory system with program step manager and method for program step management
US10291263B2 (en) 2016-07-28 2019-05-14 Ip Gem Group, Llc Auto-learning log likelihood ratio
US10283215B2 (en) 2016-07-28 2019-05-07 Ip Gem Group, Llc Nonvolatile memory system with background reference positioning and local reference positioning
US10236915B2 (en) 2016-07-29 2019-03-19 Microsemi Solutions (U.S.), Inc. Variable T BCH encoding
KR102639697B1 (en) 2017-01-09 2024-02-21 삼성전자주식회사 Non-volatile memory device and programming method thereof
KR102447465B1 (en) 2017-09-08 2022-09-27 삼성전자주식회사 Storage device temporarily suspending internal operation to provide short read response time for read request from host
KR102420161B1 (en) 2017-12-01 2022-07-12 삼성전자주식회사 Memory controller and control method thereof
CN111863096B (en) * 2019-04-29 2022-08-30 北京兆易创新科技股份有限公司 Method and device for reading data of NOR flash memory
KR20210012818A (en) * 2019-07-26 2021-02-03 에스케이하이닉스 주식회사 Memory device and operating method thereof
JP2021022414A (en) * 2019-07-29 2021-02-18 キオクシア株式会社 Semiconductor storage device
US11556416B2 (en) 2021-05-05 2023-01-17 Apple Inc. Controlling memory readout reliability and throughput by adjusting distance between read thresholds
US11847342B2 (en) 2021-07-28 2023-12-19 Apple Inc. Efficient transfer of hard data and confidence levels in reading a nonvolatile memory
US11626163B2 (en) * 2021-09-02 2023-04-11 Micron Technology, Inc. Program voltage step based on program-suspend time

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5355464A (en) * 1991-02-11 1994-10-11 Intel Corporation Circuitry and method for suspending the automated erasure of a non-volatile semiconductor memory
US5377145A (en) * 1991-02-11 1994-12-27 Intel Corporation Circuitry and method for programming and erasing a non-volatile semiconductor memory

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3318123A1 (en) * 1983-05-18 1984-11-22 Siemens AG, 1000 Berlin und 8000 München CIRCUIT ARRANGEMENT WITH A DATA MEMORY AND A CONTROL UNIT FOR READING, WRITING AND ERASING THE MEMORY
JPS61169941A (en) * 1985-01-22 1986-07-31 Sony Corp Memory device
US5034922A (en) * 1987-12-21 1991-07-23 Motorola, Inc. Intelligent electrically erasable, programmable read-only memory with improved read latency
DE68913695T2 (en) * 1988-12-27 1994-10-20 Nec Corp Microcomputer with an electrically erasable and programmable non-volatile memory.
JP2636449B2 (en) * 1988-12-27 1997-07-30 日本電気株式会社 Microcomputer
US4965828A (en) * 1989-04-05 1990-10-23 Quadri Corporation Non-volatile semiconductor memory with SCRAM hold cycle prior to SCRAM-to-E2 PROM backup transfer
DE69033262T2 (en) * 1989-04-13 2000-02-24 Sandisk Corp EEPROM card with replacement of faulty memory cells and buffer
JPH04221496A (en) * 1990-03-29 1992-08-11 Intel Corp Computer memory circuit mounted onto single substrate and method of finishing sequence for erasing computer memory
AU8908691A (en) * 1990-10-12 1992-05-20 Intel Corporation Slow memory refresh in a computer with a limited supply of power
US5255314A (en) * 1991-03-29 1993-10-19 At&T Bell Laboratories Switch adjunct integration arrangement
US5542076A (en) * 1991-06-14 1996-07-30 Digital Equipment Corporation Method and apparatus for adaptive interrupt servicing in data processing system
JP2816062B2 (en) * 1992-10-05 1998-10-27 株式会社東芝 Method for erasing information from memory cells
US5351216A (en) * 1993-03-05 1994-09-27 Microchip Technology Incorporated Premature termination of microcontroller EEPROM write
US5509134A (en) * 1993-06-30 1996-04-16 Intel Corporation Method and apparatus for execution of operations in a flash memory array
US5353256A (en) * 1993-06-30 1994-10-04 Intel Corporation Block specific status information in a memory device
US5424992A (en) * 1993-08-25 1995-06-13 Texas Instruments Incorporated, A Delaware Corporation Method and device for detecting and controlling an array source signal discharge for a memory erase operation
US5424993A (en) * 1993-11-15 1995-06-13 Micron Technology, Inc. Programming method for the selective healing of over-erased cells on a flash erasable programmable read-only memory device
JPH07153286A (en) * 1993-11-30 1995-06-16 Sony Corp Non-volatile semiconductor memory
JPH07226097A (en) * 1994-02-15 1995-08-22 Mitsubishi Electric Corp Non-volatile semiconductor memory
US5742787A (en) * 1995-04-10 1998-04-21 Intel Corporation Hardware reset of a write state machine for flash memory
US5568644A (en) * 1995-05-05 1996-10-22 Apple Computer, Inc. Method and apparatus using a tree structure for the dispatching of interrupts
JPH09114678A (en) * 1995-10-17 1997-05-02 Sanyo Electric Co Ltd Interrupt processor for microcomputer
US5805929A (en) * 1996-01-29 1998-09-08 International Business Machines Corporation Multiple independent I/O functions on a PCMCIA card share a single interrupt request signal using an AND gate for triggering a delayed RESET signal
JPH09231065A (en) * 1996-02-21 1997-09-05 Matsushita Electric Ind Co Ltd Program changeable electronic controller
US5687121A (en) * 1996-03-29 1997-11-11 Aplus Integrated Circuits, Inc. Flash EEPROM worldline decoder

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5355464A (en) * 1991-02-11 1994-10-11 Intel Corporation Circuitry and method for suspending the automated erasure of a non-volatile semiconductor memory
US5377145A (en) * 1991-02-11 1994-12-27 Intel Corporation Circuitry and method for programming and erasing a non-volatile semiconductor memory

Also Published As

Publication number Publication date
TW365659B (en) 1999-08-01
AU4428997A (en) 1998-04-14
EP0931289B1 (en) 2003-11-19
CN1238049A (en) 1999-12-08
DE69726304T2 (en) 2004-04-22
US5937424A (en) 1999-08-10
WO1998012704A2 (en) 1998-03-26
CN1137440C (en) 2004-02-04
EP0931289A2 (en) 1999-07-28
KR100328426B1 (en) 2002-03-16
EP0931289A4 (en) 2000-10-04
HK1021761A1 (en) 2000-06-30
KR20000036243A (en) 2000-06-26
DE69726304D1 (en) 2003-12-24
US6148360A (en) 2000-11-14

Similar Documents

Publication Publication Date Title
WO1998012704A3 (en) Nonvolatile writeable memory with program suspend command
WO1998013740A3 (en) Method and apparatus for aliasing memory data in an advanced microprocessor
EP0621599A3 (en) Memory control and memory data search.
EP0877385A3 (en) Non-disruptive, randomly addressable memory system
TW350061B (en) LCD controller
WO2004046940A3 (en) Active termination control through on module register
TW341689B (en) Coprocessor data access control
WO2001029656A3 (en) Linked list dma descriptor architecture
EP0354579A3 (en) A controller with a cache memory and control method of the cache memory
EP0619541A3 (en) Flash memory control method and information processing system therewith.
JPS5582359A (en) Microprogram test unit
AU7639096A (en) Secret data storage device, secret data reading method, and control program storing medium
CA2018065A1 (en) Data processing system with means to convert burst operations into pipelined operations
EP0391379A3 (en) Programmable logic array circuit
DE69616658D1 (en) Printer control device and method, data processing device and method and storage medium storing the control program
CA2059604A1 (en) Data processing apparatus including a cd-rom
KR960016422B1 (en) I/o memory card and i/o memory card control method
GB9828508D0 (en) A memory device with a data output buffer and the control method thereof
CA2052559A1 (en) Vector processing device comprising a reduced amount of hardware
EP0833341A3 (en) Circuit for controlling writing data to memory
TW334546B (en) Data processor
TW332341B (en) The microprocessor
EP0150453A3 (en) Inter-logical-area data transfer control system
EP0257252A3 (en) Microprocessor
CA2126120A1 (en) Information Processing System and Method of Operation

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 97199903.1

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AL AM AT AT AU AZ BA BB BG BR BY CA CH CN CU CZ CZ DE DE DK DK EE EE ES FI FI GB GE GH HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SK SL TJ TM TR TT UA UG UZ VN YU ZW AM AZ BY KG KZ MD RU TJ TM

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH KE LS MW SD SZ UG ZW AT BE CH DE DK ES FI FR

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1019997002329

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 1997942628

Country of ref document: EP

NENP Non-entry into the national phase

Ref document number: 1998514946

Country of ref document: JP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 1997942628

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: CA

WWP Wipo information: published in national office

Ref document number: 1019997002329

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1019997002329

Country of ref document: KR

WWG Wipo information: grant in national office

Ref document number: 1997942628

Country of ref document: EP