WO2000062331A2 - Semiconductor heterostructures with crystalline silicon carbide alloyed with germanium - Google Patents

Semiconductor heterostructures with crystalline silicon carbide alloyed with germanium Download PDF

Info

Publication number
WO2000062331A2
WO2000062331A2 PCT/US2000/008671 US0008671W WO0062331A2 WO 2000062331 A2 WO2000062331 A2 WO 2000062331A2 US 0008671 W US0008671 W US 0008671W WO 0062331 A2 WO0062331 A2 WO 0062331A2
Authority
WO
WIPO (PCT)
Prior art keywords
sic
heterostructure
alloy
pure
layer
Prior art date
Application number
PCT/US2000/008671
Other languages
French (fr)
Other versions
WO2000062331A3 (en
WO2000062331A9 (en
Inventor
James Kolodzey
Gary Katulka
Cyril Guedj
Original Assignee
University Of Delaware
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University Of Delaware filed Critical University Of Delaware
Priority to AU58661/00A priority Critical patent/AU5866100A/en
Publication of WO2000062331A2 publication Critical patent/WO2000062331A2/en
Publication of WO2000062331A3 publication Critical patent/WO2000062331A3/en
Publication of WO2000062331A9 publication Critical patent/WO2000062331A9/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/0445Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/161Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/161Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
    • H01L29/165Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions

Definitions

  • the present invention uses larger amounts of Ge that form a three-part alloy of SiC (in equal parts) with Ge, for a total ratio of 1.1.x, where x is the portion of Ge.
  • inventive alloy can also be written as:
  • An object of this invention is to provide an improved material for semiconductor heterostructures .
  • a new alloy is fabricated by mixing elemental semiconductor germanium (Ge) with the compound semiconductor silicon carbide (SiC) .
  • the new alloy can be used alone or in multi- layered structures with other semiconductors to improve the performance of electrical and optical devices and circuits .
  • Figure 1 is a graph for Bragg (0004) reflections comparing a) SiC:Ge as-implanted sample (thick solid line) b) pure SiC (dashed line) and c) SiC:Ge sample after RTA anneal at 1000 C for 1 minute, which indicated improved crystallinity of the annealed SiC:Ge compared to as- implanted sample;
  • Figure 2 are graphs for: a) 2 eV He+ ion backscattering spectroscopy of pure SiC substrate prior to Ge implantation showing scattering from Si near 1.2 MeV and C near 0.4 MeV. b) 2MeV He+ ion backscattering spectroscopy of Ge implanted SiC:Ge showing the Ge peak near 1.6 MeV. c) 2MeV He+ ion backscattering spectroscopy of SiC:Ge after RTA annealing. The spectra relative ion intensity remain unchanged after annealing compared to the as-implanted SiC:Ge;
  • Figure 3 is a graph of Raman spectra of a) SiC:Ge
  • Figure 4 is a view along [100] of a substitutional Ge into 3C-SiC.
  • Molecular dynamics computation is used to relax the 512 atoms supercell isotopically .
  • C, Si and Ge are represented with spots of increasing diameter, (a) is obtained when Ge replaces Si , while (b) corresponds to the substitution of C by Ge .
  • a modified Keating model which takes into account the anharmonicity of C is used to compute the atomic interactions;
  • Figure 5 is a graph showing the evolution of the lattice parameter after incorporation of substitutional Ge in 3C-SiC.
  • (b) is computed using a linear combination of the lattice parameters of Si, Ge and diamond, pondered by the relative concentrations
  • Figure 6 is a graph showing localized phonon spectra around Ge calculated by the recursion method. Ge is assumed to replace only Si into the zinc-blende 3C-SiC crystal. Curves (a) to (f) are calculated for increasing substitutional Ge concentrations (respectively 0.2, 4.9, 9.4, 14.8, 18.4 and 50 %) ;
  • Figure 7 is a graph showing the current-voltage characteristics prior to contact annealing, of p-type 4H- SiC wafer with regions implanted with Ge and N per the following wafer quadrants of Figure 8.
  • Region 1 has Ge and N; region 2 has Ge only; region 3 has N only; region 4 is p-4H-SiC with no implants;
  • Figure 8 illustrates an undoped wafer of p type 4H- SiC.
  • the 4H-SiC implant regions are:
  • Figure 9 is an X-ray diffraction from HBT structure with p-type 4H-SiC substrate implanted with: Ge at 1.6E16 cm-2, 750 KeV, and N at 1.45E12 cm-2, at 200 KeV for the base region, and Ga 2.75 E16 cm-2, 225 KeV, as an emitter region;
  • Figure 10 shows the four regions of a wafer where region 1 is SiC with Ge,N, region 2 is with SiC with Ge, Region 3 is SiC with N, region 4 is SiC; and
  • Figure 11 is a series of graphs showing capacitance voltage characteristics showing change in built-in voltage with Ge and with N doping.
  • the present invention in its broadest aspect may be considered as a composition of matter: a new alloy fabricated by mixing the elemental semiconductor germanium (Ge) with the compound semiconductor silicon carbide (SiC).
  • the new alloy, silicon carbide: germanium (SiC:Ge) can be used alone, or in multilayer structures with other semiconductors, to improve the performance of electronic and optical devices and circuits.
  • Samples of SiC:Ge can be produced by ion- implanting Ge atoms into substrates of crystalline SiC. It should be possible, however, to fabricate it by other means, as later described.
  • the SiC:Ge alloy has new properties that are distinct from either SiC or Ge, but it is chemically compatible with both of these and also with the semiconductor silicon (Si) that is used in integrated circuits (ICs) for computers.
  • SiC:Ge is particularly attractive as a heterostructure material when used in conjunction with conventional silicon carbide because no other material has a lattice constant near enough to that of SiC to permit the interfaces to be nearly defect-free. Compatibility is highly important because pure silicon carbide is unique for making circuits that can sustain extreme operating conditions at high powers and high temperatures .
  • the invention is thus a novel alloy or solid solution of the pure compound semiconductor SiC with the elemental semiconductor Ge.
  • the novel features include: 1) a higher electrical conductivity than pure SiC; 2) changes in optical absorption; 3) a lattice parameter (atomic spacing) larger than that of SiC and smaller than that of Ge, and 4) ; inherent compatibility with conventional SiC (due to its similar lattice parameter) .
  • Pure semiconducting SiC is presently under intense interest for fabricating electronic circuits that can operate under the extreme conditions of high-powers and high-temperatures . The reason for this capability is that SiC is chemically highly stable with a high melting point and is mechanically hard. It is even used mechanically in sandpaper because it is so robust.
  • SiC:Ge can be fabricated onto semiconductor structures of pure SiC, Si, or Ge in order to create heterostructure devices and circuits with significantly enhanced capabilities compared to other alloys.
  • SiC:Ge can improve the capabilities of circuits made from silicon carbide by providing adjacent regions or layers with slightly different conductivity, bandgap energy and chemical etching behavior.
  • the lack of compatible materials has been a major limitation to the usefulness of SiC for commercial applications.
  • SiC:Ge is a new alloy with its own inherent properties and it can also be used independently of pure SiC.
  • SiC:Ge alloys have been prepared using the technique of ion-implanting Ge atoms into a substrate of SiC (hexagonal, 4H type) . It may also be possible to fabricate SiC:Ge by chemical vapor deposition (CVD) and by molecular beam epitaxy (MBE) . CVD is the presently standard technique for fabricating SiC.
  • the alloy SiC:Ge has the potential: 1) for deposition onto conventional SiC for better electrical contacts; 2) for differences in chemical reactivity that can be exploited in materials processing (e.g. etch-stop layers); and 3) as strain-relieving layers with a lattice constant intermediate between those of pure SiC, pure Si, and pure Ge. Layers of SiC:Ge could behave as a bridge between conventional Si for integrated circuits, and with SiC, which is robust for high-power, high-temperature circuits.
  • Possible uses include: a. layers with higher electrical conductivity fabricated onto other semiconductors, such as pure SiC, for improved active regions of transistors and other electronic devices, which may result in lower power consumption and increased electrical efficiency. b. layers with lower bandgap energies than pure SiC, forming energy barriers and quantum wells that can confine the charge carriers (electrons and holes) producing heterostructure devices with improved properties. Pairs of heterostructures in other semiconductor systems include: SiGe/Si and GaAs/GaAlAs . We propose SiC/SiC :Ge multilayers. c. layers to control the etching characteristics of structures (i.e. as etch-stop layers) due to different chemical reactivities with etchants compared to neighboring layers . d.
  • etching rate differences between SiC and SiC:Ge allows micro-electromechanical systems (MEMS) to be made from SiC with greater robustness than with softer materials such as Si.
  • MEMS micro-electromechanical systems
  • Si is doped with materials that change its etch rate to selectively remove mechanical regions such as gears or optical elements from the unwanted background. With etch differences between SiC:Ge and SiC, it should be possible to make MEMS with SiC.
  • a possible limitation is a reduction in thermal stability and ability to withstand high temperatures compared to pure SiC.
  • the alloy may decompose, perhaps by precipitation, into separated regions of the constituents: SiC and Ge . It is expected that this is not a severe limitation because we have already annealed the SiC:Ge alloy up to temperatures of 1000°C with Ge remaining substitutional. Even higher temperatures may be possible. This may not be a limitation because this temperature is at the upper range of normal process temperatures .
  • SiC:Ge has electrical and optical properties different from pure SiC. Therefore, regions of SiC:Ge can be fabricated onto semiconductor structures of pure SiC, Si, or Ge in order to create heterostructure devices and circuits with significantly enhanced capabilities compared to homogeneous materials.
  • SiC:Ge can improve the capabilities of circuits made from silicon carbide that are useful for operation under high-temperature, high-power conditions.
  • Many types of heterojunction devices can be made with the intrinsic advantages of SiC (high temperature, high power, as described above) .
  • the single crystalline SiC substrate investigated for the Ge implantation is n-type nitrogen doped to 2.5 x 10 18 cm “3 , is 421.6 ⁇ m thick, and is from Cree Research, Inc.
  • the sample was cleaned prior to implantation and analysis with a standard chemical rinse of methanol, acetone, and deionized water.
  • the SiC substrate was ion implanted uniformly with Ge atoms from a hot filament electron bombardment ion source with an ion mass spectrometer for a period of 2000 seconds.
  • the ion energy during the implant was 300 keV and the fluence was 2 x 10 16 cm "2 .
  • the ion current was 1.5 ⁇ A providing a current density of about 1
  • X-ray diffraction (XRD) measurements were made with a Philips X-pert diffractometer utilizing the Cu K ⁇ l wavelength in the symmetrical Bragg configuration at low resolution as described previously. (Appl . Phys . Lett . , 71, 26 (1997)) XRD results of the pure SiC and SiC:Ge implanted samples have indicated distinct differences in
  • SiC:Ge Ge implanted 4H-SiC
  • SiC:Ge Ge implanted 4H-SiC
  • plot of Figure 1 shows a subtle feature near 35.2°.
  • the X-ray pattern of Figure 1 shows a sharpened peak centered around 35.695° indicating an improved SiC:Ge layer with fewer defects.
  • the shift toward the direction of 35.2° indicates a substitutional Ge content of about 4% applying Vegard's law. This value of Ge concentration is somewhat larger than that obtained from RBS which indicate a Ge content of approximately 1.2%.
  • SiC:Ge layer thickness were determined to be 1.2% and 1600 A, respectively, as indicated by RUMP simulation results shown in Figure 2b which closely match the experimental data obtained by RBS as well as calculations performed with TRIM based on the implant conditions. There was no detectable change in the RBS data taken on the annealed SiC:Ge compared to the as implanted sample (see Figure 2c) .
  • Raman spectra for pure and Ge ion-implanted SiC are illustrated in Figure 3 which were obtained with incident polarized laser light having a wavelength of 785 nm.
  • Figure 3 shows three different spectra having varied sample properties.
  • the spectra for pure 4H-SiC has distinct Raman peaks at 205 cm “1 , 770 cm “1 , and 970 cm “1 . These well-defined bands are also strongly evident in the Ge implanted SiC:Ge sample and they are believed to be associated with Si and C vibrational modes. Similar Raman spectra have also been reported for Si and C solid state structures previously. (Macromolecules , 29, 22 (1996))
  • the two other spectra in the figure are for the SiC:Ge
  • the sheet resistivity of the SiC:Ge sample was determined qualitatively by four point probe measurements.
  • the four point probe measurements were performed in two different spatial regions of the SiC:Ge sample and compared to results obtained on a pure SiC sample.
  • the measurements were made on the SiC:Ge sample just after Ge implantation and prior to annealing.
  • the apparatus indicted an average sheet resistance of 584.75 and 301.35 ohms/square, respectively, indicating the conductivity of the Ge implanted material is nearly twice that of SiC.
  • the substitutional implantation of Ge in SiC may play an important role in the electronic and optical properties required for several electronic device applications including those of high power, high frequency, and optoelectronics.
  • the experimental observations to date on the ion implanted SiC:Ge sample investigated here include fundamental differences compared to those of pure SiC. For example, our measurements have shown that the x-ray diffraction pattern near the (0004) reflection in ion implanted SiC:Ge is significantly modified in comparison to that of the pure sample of 4H-SiC. The altered x-ray pattern is believed to be caused by the implantation of substitutional Ge atoms and the subsequent introduction of strain into the SiC lattice. The affect of thermal
  • SiC-based microelectronics and optoelectronics may provide further device opportunities through bandgap and strain engineering.
  • the crystal growth might not be simple, mainly because of the difference in lattice parameters and covalent radii between silicon germanium and diamond, but Ge seems to have a beneficial effect in the epitaxy of single-crystalline 3C-SiC on silicon.
  • the local phonon density around carbon is computed, using the recursion method detailed in A. Hairie, F. Hairie, G. Nouet, E. Paumier, A. P. Sutton, "Polycristalline Semiconductors III- Physics and Technology", ed. H. P. Strunk, J. H. Werner, B. Fortin, O. Bonnaud, Vol. 37-38, 91 (1993) Copyright 1994 Scitec Publications Ltd, Switzerland, member of the Trans Tech Group of Publishers, ISBN 3-908450-04-7, Volumes 37-38 of Solid State Phenomena (Pt.
  • the lattice parameter is obviously proportional to the mean size of the supercell after relaxation, and the results are displayed in Figure 5. If one assumes that Ge replaces Si only ( Figure 5(a)), then the lattice parameter equals to (0.43593 ⁇ 0.00002) + (0.000337 ⁇ 0.000002) y , where y stands for the Ge content .
  • a Vegard' s law

Abstract

A semiconductor heterostructure (a) is formed by mixing the elemental semiconductor germanium (Ge) with the compound semiconductor silicon carbide (SiC) to form an alloy of silicon carbide: germanium (SiC:Ge). The alloy (SiCGe) could be used alone or in multilayered structures with other semiconductors to improve the performance of electronic and optical devices and circuits.

Description

SEMICONDUCTOR HETEROSTRUCTURES WITH CRYSTALLINE SILICON CARBIDE ALLOYED WITH GERMANIUM
Government License Rights
The U.S. Government has a paid-up license in this invention and the right in limited circumstances to require the patent owner to license others on reasonable terms as provided by the terms of research grant N00014-93-1-0393 awarded by the Office of Naval Research.
Background of Invention
Various materials have been tried to function as suitable semiconductor heterostructures . It would be desirable to provide a semiconductor that has sufficiently high electrical conductivity, proper optical adsorption, proper lattice parameter (atomic spacing) and compatibility with conventional Sic.
A. Uddin and T. Uemoto, "Trap centers in germanium- implanted and in as-grown 6H-SiC," Jpn. J. Appl . Phys . , Vol. 34, pp. 3023-3029, 1995, describes the properties of SiC with extremely small amounts of Ge (about 1000 less density than used with the present invention) . The implanted Ge behaved as a defect or contaminants . This report lacked the success that found with Ge in SiC with the present invention, and it made no mention of the electrical and optical advantages of the present invention.
In addition, the present invention uses larger amounts of Ge that form a three-part alloy of SiC (in equal parts) with Ge, for a total ratio of 1.1.x, where x is the portion of Ge. The inventive alloy can also be written as:
(SiC)-|__χGeχ, where x is the Ge mole fraction, and (1-x) is the mole fraction of silicon carbide.
Summary of Invention
An object of this invention is to provide an improved material for semiconductor heterostructures .
In accordance with this invention a new alloy is fabricated by mixing elemental semiconductor germanium (Ge) with the compound semiconductor silicon carbide (SiC) . The new alloy can be used alone or in multi- layered structures with other semiconductors to improve the performance of electrical and optical devices and circuits . The Drawings :
Figure 1 is a graph for Bragg (0004) reflections comparing a) SiC:Ge as-implanted sample (thick solid line) b) pure SiC (dashed line) and c) SiC:Ge sample after RTA anneal at 1000 C for 1 minute, which indicated improved crystallinity of the annealed SiC:Ge compared to as- implanted sample;
Figure 2 are graphs for: a) 2 eV He+ ion backscattering spectroscopy of pure SiC substrate prior to Ge implantation showing scattering from Si near 1.2 MeV and C near 0.4 MeV. b) 2MeV He+ ion backscattering spectroscopy of Ge implanted SiC:Ge showing the Ge peak near 1.6 MeV. c) 2MeV He+ ion backscattering spectroscopy of SiC:Ge after RTA annealing. The spectra relative ion intensity remain unchanged after annealing compared to the as-implanted SiC:Ge;
Figure 3 is a graph of Raman spectra of a) SiC:Ge
after 800°C 1 minute RTA anneal, b) pure SiC, and c)
SiC:Ge after 1000°C 1 minute anneal. Measurements show large amplitude Raman signal in most of the spectra for
the sample annealed at 800°C probably due to implantation
induced defects, which is greatly reduced after the
1000°C RTA anneal. The pure SiC sample show distinct
peaks at 205, 770, and 970 cm"1;
Figure 4 is a view along [100] of a substitutional Ge into 3C-SiC. Molecular dynamics computation is used to relax the 512 atoms supercell isotopically . C, Si and Ge are represented with spots of increasing diameter, (a) is obtained when Ge replaces Si , while (b) corresponds to the substitution of C by Ge . A modified Keating model which takes into account the anharmonicity of C is used to compute the atomic interactions;
Figure 5 is a graph showing the evolution of the lattice parameter after incorporation of substitutional Ge in 3C-SiC.
(a) is obtained when Ge replaces only Si in a random manner .
(b) is computed using a linear combination of the lattice parameters of Si, Ge and diamond, pondered by the relative concentrations
(Vegard' s law) . (c) is obtained when Ge replaces Si or C randomly;
Figure 6 is a graph showing localized phonon spectra around Ge calculated by the recursion method. Ge is assumed to replace only Si into the zinc-blende 3C-SiC crystal. Curves (a) to (f) are calculated for increasing substitutional Ge concentrations (respectively 0.2, 4.9, 9.4, 14.8, 18.4 and 50 %) ;
Figure 7 is a graph showing the current-voltage characteristics prior to contact annealing, of p-type 4H- SiC wafer with regions implanted with Ge and N per the following wafer quadrants of Figure 8. Region 1 has Ge and N; region 2 has Ge only; region 3 has N only; region 4 is p-4H-SiC with no implants;
Figure 8 illustrates an undoped wafer of p type 4H- SiC. The 4H-SiC implant regions are:
1. Implanted with 8xl020 cm"3 of Ge and lxlO20 cm"3 of N.
2. Implanted with 8xl020 cm"3 of Ge .
3. Implanted with lxlO20 cm"3 of N.
4. Unimplanted (p type 4H-SiC) .
The wafer is from Chris Clarke, Graeme Eldridge and Rowan Messham of Northrop- Grumman; Figure 9 is an X-ray diffraction from HBT structure with p-type 4H-SiC substrate implanted with: Ge at 1.6E16 cm-2, 750 KeV, and N at 1.45E12 cm-2, at 200 KeV for the base region, and Ga 2.75 E16 cm-2, 225 KeV, as an emitter region;
Figure 10 shows the four regions of a wafer where region 1 is SiC with Ge,N, region 2 is with SiC with Ge, Region 3 is SiC with N, region 4 is SiC; and
Figure 11 is a series of graphs showing capacitance voltage characteristics showing change in built-in voltage with Ge and with N doping.
Detailed Description
The present invention in its broadest aspect may be considered as a composition of matter: a new alloy fabricated by mixing the elemental semiconductor germanium (Ge) with the compound semiconductor silicon carbide (SiC). The new alloy, silicon carbide: germanium (SiC:Ge) , can be used alone, or in multilayer structures with other semiconductors, to improve the performance of electronic and optical devices and circuits. We have produced Samples of SiC:Ge can be produced by ion- implanting Ge atoms into substrates of crystalline SiC. It should be possible, however, to fabricate it by other means, as later described. The SiC:Ge alloy has new properties that are distinct from either SiC or Ge, but it is chemically compatible with both of these and also with the semiconductor silicon (Si) that is used in integrated circuits (ICs) for computers. SiC:Ge is particularly attractive as a heterostructure material when used in conjunction with conventional silicon carbide because no other material has a lattice constant near enough to that of SiC to permit the interfaces to be nearly defect-free. Compatibility is highly important because pure silicon carbide is unique for making circuits that can sustain extreme operating conditions at high powers and high temperatures .
The invention is thus a novel alloy or solid solution of the pure compound semiconductor SiC with the elemental semiconductor Ge. The novel features include: 1) a higher electrical conductivity than pure SiC; 2) changes in optical absorption; 3) a lattice parameter (atomic spacing) larger than that of SiC and smaller than that of Ge, and 4) ; inherent compatibility with conventional SiC (due to its similar lattice parameter) . Pure semiconducting SiC is presently under intense interest for fabricating electronic circuits that can operate under the extreme conditions of high-powers and high-temperatures . The reason for this capability is that SiC is chemically highly stable with a high melting point and is mechanically hard. It is even used mechanically in sandpaper because it is so robust. Unfortunately, no other semiconductors are compatible with SiC because of its relatively small lattice parameter. Until now, no other material could be layered onto pure SiC to form the multilayer heterojunction devices that make possible so many modern devices including lasers in CD players and cellular telephone circuits. In principle, regions of SiC:Ge can be fabricated onto semiconductor structures of pure SiC, Si, or Ge in order to create heterostructure devices and circuits with significantly enhanced capabilities compared to other alloys. In particular , SiC:Ge can improve the capabilities of circuits made from silicon carbide by providing adjacent regions or layers with slightly different conductivity, bandgap energy and chemical etching behavior. Until now, the lack of compatible materials has been a major limitation to the usefulness of SiC for commercial applications.
The extended properties that will be made available by SiC:Ge will revolutionize the SiC circuit industry.
Although layers of SiC:Ge can be added to SiC devices to make new structures with enhanced capabilities, SiC:Ge is a new alloy with its own inherent properties and it can also be used independently of pure SiC.
SiC:Ge alloys have been prepared using the technique of ion-implanting Ge atoms into a substrate of SiC (hexagonal, 4H type) . It may also be possible to fabricate SiC:Ge by chemical vapor deposition (CVD) and by molecular beam epitaxy (MBE) . CVD is the presently standard technique for fabricating SiC.
The alloy SiC:Ge has the potential: 1) for deposition onto conventional SiC for better electrical contacts; 2) for differences in chemical reactivity that can be exploited in materials processing (e.g. etch-stop layers); and 3) as strain-relieving layers with a lattice constant intermediate between those of pure SiC, pure Si, and pure Ge. Layers of SiC:Ge could behave as a bridge between conventional Si for integrated circuits, and with SiC, which is robust for high-power, high-temperature circuits.
As explained later, the availability of differences in properties is often more important than the magnitude of the property itself.
Presently, pure SiC is attractive for fabricating circuits that operate at high temperatures such as on automotive or jet aircraft engines, high power converters for traction motors, and in high temperature chemical process monitoring. It is expected that layers or regions of SiC:Ge can be added to these circuits to improve their performance, when used as listed above.
Possible uses include: a. layers with higher electrical conductivity fabricated onto other semiconductors, such as pure SiC, for improved active regions of transistors and other electronic devices, which may result in lower power consumption and increased electrical efficiency. b. layers with lower bandgap energies than pure SiC, forming energy barriers and quantum wells that can confine the charge carriers (electrons and holes) producing heterostructure devices with improved properties. Pairs of heterostructures in other semiconductor systems include: SiGe/Si and GaAs/GaAlAs . We propose SiC/SiC :Ge multilayers. c. layers to control the etching characteristics of structures (i.e. as etch-stop layers) due to different chemical reactivities with etchants compared to neighboring layers . d. regions with higher electrical conductivity for improving the performance of electrical and metallic contacts to the devices. The lack of good contacts is presently a severe limitation for pure SiC. e. the smaller energy bandgap compared to pure SiC may produce light emitting diodes with new emission colors. Conventional light emitting diodes fabricated from SiC contain a small quantity of aluminum, forming a chemical complex that yields blue light. With the variable bandgap energy of SiC:Ge (due to variable Ge content) , light emitting diodes fabricated from SiC:Ge may yield a range of emission colors. f. as intermediate layers for joining two other semiconductors having different lattice parameters, to relieve strain or to reduce the formation of dislocation defects in the crystal structure. g. as multi-layer elements for the reflection and diffraction of x-rays. A possible application of this capability is x- ray lithographic masks for the fabrication of integrated circuits. h. as photodetectors . The relatively smaller bandgap of SiC:Ge extends the photoresponse to longer wavelengths compared to pure SiC . i. the etching rate differences between SiC and SiC:Ge allows micro-electromechanical systems (MEMS) to be made from SiC with greater robustness than with softer materials such as Si. Si is doped with materials that change its etch rate to selectively remove mechanical regions such as gears or optical elements from the unwanted background. With etch differences between SiC:Ge and SiC, it should be possible to make MEMS with SiC.
A possible limitation is a reduction in thermal stability and ability to withstand high temperatures compared to pure SiC. At very high temperatures, the alloy may decompose, perhaps by precipitation, into separated regions of the constituents: SiC and Ge . It is expected that this is not a severe limitation because we have already annealed the SiC:Ge alloy up to temperatures of 1000°C with Ge remaining substitutional. Even higher temperatures may be possible. This may not be a limitation because this temperature is at the upper range of normal process temperatures .
Evidence indicates that SiC:Ge has electrical and optical properties different from pure SiC. Therefore, regions of SiC:Ge can be fabricated onto semiconductor structures of pure SiC, Si, or Ge in order to create heterostructure devices and circuits with significantly enhanced capabilities compared to homogeneous materials. In particular , SiC:Ge can improve the capabilities of circuits made from silicon carbide that are useful for operation under high-temperature, high-power conditions. Many types of heterojunction devices can be made with the intrinsic advantages of SiC (high temperature, high power, as described above) .
The following discusses work done in evaluating the electrical and optical properties of Ge-implanted 4H-SiC.
The structural, electronic, and optical properties of single crystalline n-type 4H-SiC implanted with Ge atoms have been investigated through x-ray diffraction (XRD) , Rutherford backscattering spectroscopy (RBS) , Raman spectroscopy, and sheet resistivity measurements. Ge atoms are implanted under the conditions of a 300-keV ion beam energy with a dose of 2 x 10 16 cm"2. X-ray diffraction of the Ge-implanted sample showed broadening of the Bragg peaks. A shoulder on the (0004) reflection indicated an increase in the lattice constant corresponding to substitutional Ge and implantation induced lattice damage, which was repaired through thermal
annealing at 1000° C. The diffraction pattern after
annealing indicated improved crystal structure and a peak shift to a lower reflection angle of 35.2°. The composition of Ge detected through XRD was reasonably consistent with RBS measurements that indicated 1.2% Ge in a 1600 A thick layer near the SiC surface. Raman spectroscopy also showed fundamental differences in the spectra obtained for the Ge-implanted SiC (SiC:Ge) compared to a pure sample of SiC. Sheet resistivity measurements indicate a higher conductivity in the Ge implant by a factor of 1.94 compared to unimplanted SiC. These results have demonstrated the possibility of substitutional implantation of Ge atoms into the crystalline lattice of 4H-SiC substrates. The change in composition and properties may have numerous electronic device applications including high-power, high- temperature, optoelectronic, as well as high-frequency device structures.
The single crystalline SiC substrate investigated for the Ge implantation is n-type nitrogen doped to 2.5 x 1018 cm"3, is 421.6 μm thick, and is from Cree Research, Inc. The sample was cleaned prior to implantation and analysis with a standard chemical rinse of methanol, acetone, and deionized water. The SiC substrate was ion implanted uniformly with Ge atoms from a hot filament electron bombardment ion source with an ion mass spectrometer for a period of 2000 seconds. The ion energy during the implant was 300 keV and the fluence was 2 x 10 16 cm"2. The ion current was 1.5 μA providing a current density of about 1
μA/cm2. It is estimated that the SiC substrate reached a
steady state temperature of 50°C during the implantation process. Post implantation annealing was performed with an AG Associates Heatpulse 610 rapid thermal annealer (RTA) with forming gas ambient consisting of 85% H2 and 15% N2. Experimental characterization of the SiC and SiC:Ge samples was carried out with x-ray diffraction, RBS spectroscopy, Raman spectroscopy, and sheet resistivity measurements .
X-ray diffraction (XRD) measurements were made with a Philips X-pert diffractometer utilizing the Cu Kαl wavelength in the symmetrical Bragg configuration at low resolution as described previously. (Appl . Phys . Lett . , 71, 26 (1997)) XRD results of the pure SiC and SiC:Ge implanted samples have indicated distinct differences in
the region representing the (0004) Bragg reflection (2θ=
35.7°) of the hexagonal 4H-SiC. The XRD data of the 4H-SiC
and Ge implanted 4H-SiC (SiC:Ge) is similar for the two samples including an intense X-ray peak at 35.695°. This peak is associated with the (0004) plane of 4H-SiC which has also demonstrated strong reflection characteristics in XRD analysis by other researchers. (J. Crystal Growth 144 (1994)) For the as-implanted SiC:Ge sample a XRD
plot of Figure 1 shows a subtle feature near 35.2°.
Analysis of this feature indicates a defective 4H-SiC layer with slight compressive strain induced by the Ge in
the lattice. For the SiC:Ge sample annealed at 1000°C for
a period of 1 minute, the X-ray pattern of Figure 1 shows a sharpened peak centered around 35.695° indicating an improved SiC:Ge layer with fewer defects. The shift toward the direction of 35.2° indicates a substitutional Ge content of about 4% applying Vegard's law. This value of Ge concentration is somewhat larger than that obtained from RBS which indicate a Ge content of approximately 1.2%.
Rutherford backscattering spectroscopy (RBS) data with 2 MeV He+ ions was obtained for the pure SiC and SiC:Ge samples along with theoretical results from Rutherford Universal Manipulation Program (RUMP) simulations. (Nucl. Instrum Methods Phys . Res. B, 9,344 (1985) ) Fitting the experimental RBS data to RUMP simulations was carried out interactively for the purposes of determining the content of Ge atoms in the SiC:Ge layer as well as the layer thickness of SiC:Ge on the surface of the 4H-SiC, both of which are important for determining the electrical and optical properties. RBS results for the pure SiC, as implanted SiC:Ge, and SiC:Ge annealed at
1000°C, are given in Figure 2. The Ge concentration and
SiC:Ge layer thickness were determined to be 1.2% and 1600 A, respectively, as indicated by RUMP simulation results shown in Figure 2b which closely match the experimental data obtained by RBS as well as calculations performed with TRIM based on the implant conditions. There was no detectable change in the RBS data taken on the annealed SiC:Ge compared to the as implanted sample (see Figure 2c) .
Raman spectra for pure and Ge ion-implanted SiC are illustrated in Figure 3 which were obtained with incident polarized laser light having a wavelength of 785 nm. Figure 3 shows three different spectra having varied sample properties. The spectra for pure 4H-SiC has distinct Raman peaks at 205 cm"1, 770 cm"1, and 970 cm"1. These well-defined bands are also strongly evident in the Ge implanted SiC:Ge sample and they are believed to be associated with Si and C vibrational modes. Similar Raman spectra have also been reported for Si and C solid state structures previously. (Macromolecules , 29, 22 (1996)) The two other spectra in the figure are for the SiC:Ge
sample after an RTA cycle at 800°C for 1 minute, and the
other after annealing the SiC:Ge at 1000°C for 1 minute.
The Raman spectrum of the as-implanted SiC:Ge sample prior to RTA annealing were badly distorted by broadening and band amplification across the entire region of interest possibly due to fluorescence of the damaged material surface, and was not included here. Annealing with the RTA did have a strong influence on the resultant Raman spectra and the degree of fluorescence observed in the SiC:Ge sample, illustrated by the noticeably large differences in the Raman spectra shown in Figure 3. The reduction of the fluorescence effect is believed to be attributable to thermally repairing crystalline damage induced by the ion implantation process itself. The repairing of implantation induced crystalline damage through high temperature annealing in SiC has been well documented elsewhere. (Jpn J. Appl . Phys., 34 (1995) and J. Elec . Mats. (1997)) Without additional experiments, it is difficult to determine the degree to which lattice damage has been sufficiently repaired and can be neglected as well as the point at which optimal Ge substitutional implantation has occurred.
The sheet resistivity of the SiC:Ge sample was determined qualitatively by four point probe measurements. The four point probe measurements were performed in two different spatial regions of the SiC:Ge sample and compared to results obtained on a pure SiC sample. The measurements were made on the SiC:Ge sample just after Ge implantation and prior to annealing. For the pure SiC and the SiC:Ge, the apparatus indicted an average sheet resistance of 584.75 and 301.35 ohms/square, respectively, indicating the conductivity of the Ge implanted material is nearly twice that of SiC.
The substitutional implantation of Ge in SiC may play an important role in the electronic and optical properties required for several electronic device applications including those of high power, high frequency, and optoelectronics. The experimental observations to date on the ion implanted SiC:Ge sample investigated here include fundamental differences compared to those of pure SiC. For example, our measurements have shown that the x-ray diffraction pattern near the (0004) reflection in ion implanted SiC:Ge is significantly modified in comparison to that of the pure sample of 4H-SiC. The altered x-ray pattern is believed to be caused by the implantation of substitutional Ge atoms and the subsequent introduction of strain into the SiC lattice. The affect of thermal
annealing at 1000°C for 1 minute has resulted in improved
crystallinity compared to the as-implanted sample and the shift near the (0004) reflection toward 35.2 degrees is still evident. However, additional measurement with annealed samples will be required in order to separate the affects of substitutional Ge implantation and implantation induced crystalline damage. RBS measurements taken immediately after ion implantation of Ge indicate a shallow layer of approximately 1600 A containing 1.2% Ge atoms, which are not altered by the RTA annealing that was performed. Raman spectroscopy has revealed surface damage in the as implanted SiC:Ge, but there is also strong evidence that lattice damage, as indicated by fluorescence in the Raman spectra, is greatly reduced by thermally annealing the material after implantation. Finally, the as implanted SiC:Ge sample has been shown to have a surface conductivity nearly twice that of SiC. This result was determined from standard four point probe resistivity measurements.
The following is a discussion of substitutional Ge in 3C-SiC.
The incorporation of substitutional Ge.into 3C-SiC alloys is studied theoretically with an anharmonic Keating model specifically adapted to the computation of the structural properties and the lattice dynamics of Six-..- yGexCy alloys. Basic energy calculations show that the substitution of Si by Ge is more probable than the substitution of C by Ge in the zinc-blende silicon carbide crystal. If Ge replaces only Si, then the lattice parameter equals to (0.43593±0.00002) +
(0.000337+0.000002) y , where y stands for the Ge content. Hence, Vegard's law is not applicable. The alloy is characterized by a distinct phonon spectrum whose maximum peak position in cm"1 is best described by the exponential decay (243±1) + (27±2) exp (-y/ (7.5±1.2) ) up to the zinc- blende GeC compound. Silicon carbide (SiC) based electronics is suitable for high power and high frequency applications, as well as for severe environments, including high temperature and high radiation. (Mater. Sci. Eng. B, 1, 77 (1988) and Vol. 185 of Nato Advanced Study Institute, Series E: Appl . Sci. (Kluwer, Dordrecht, 1990)) Silicon carbide's ability to function under such extreme conditions is expected to enable significant improvements to a far ranging variety of applications and systems. Substitutional Ge may modify the structural, electrical and optical properties of SiC based heterostructures, therefore Ge incorporation into SiC-based microelectronics and optoelectronics may provide further device opportunities through bandgap and strain engineering. The crystal growth might not be simple, mainly because of the difference in lattice parameters and covalent radii between silicon germanium and diamond, but Ge seems to have a beneficial effect in the epitaxy of single-crystalline 3C-SiC on silicon. (Appl. Phys. Lett, 70(11) (1997)) There are few if any data available about substitutional Ge in 3C-SiC . Because of the broad technological importance of IV-IV materials and devices, as well as the increasing ability to grow highly metastable alloys, it is essential to develop theoretical predictions of the physical properties of this new material .
The understanding of the lattice-vibrational properties is important to explain various interesting properties of SiC, among them mechanical, thermal and structural ones. For example, phonons may stabilize the polytypism via several contributions to the free energy. (J. Phvs. Condens. Matter, 3, 539 (1991)) Here the structural properties and lattice dynamics of substitutional Ge in 3C-SiC are determined using a modified anharmonic Keating model specially adapted to the computation of lattice parameters and phonon spectra of Si1-x_yGe--Cy alloys. First, the theoretical model will be briefly exposed, then the structural effects of substitutional Ge in 3C-SiC and the corresponding localized vibrational spectra will be successively detailed .
Our theoretical approach is based upon a valence force field model derived from Keating (Phys . Rev. , 145, 637 (1966) ) and taking into account the effects of carbon anharmonicity. The interactions between atoms have been modeled with an interatomic potential similar to the one of Rύcker et al . (Phvs. Rev. B, 53, 1302 (1996)) with the exception of adjusting our force coefficients to yield the correct lattice parameters and phonon modes of Si, Ge, Si-L-j-Ge--, diamond and 3C-SiC at 300- K. Our model gives a localized vibrational mode of C in pure Ge situated at 531 cm"1, in agreement with Hoffman et al . (Phys . Rev. B , 55, 1167 (1997)) . The very high precision and reliability of these experimental data, which can be obtained by x-ray diffractometry, Raman spectrometry and absorption spectroscopy, justify our approach. In addition, our set
of parameters enables the computation of the L0(T) mode
from 3C-SiC, which cannot be obtained from the parameters given by Rύcker et al . (Phys . Rev. B , 53, 1302 (1996)) to our knowledge. This model is therefore ideally suited to a precise computation of lattice parameters and phonon spectra of tetrahedrally coordinated Sii.-----Ge.-C-. alloys. The molecular dynamics relaxation is calculated from a 512 atom supercell by time increments of 3 fs, until the total potential energy reaches a stable minimum. We have computed isotropic relaxations, where no external pressure is applied to the computational box, to simulate the structural properties of the alloy. In a further stage, the local phonon density around carbon is computed, using the recursion method detailed in A. Hairie, F. Hairie, G. Nouet, E. Paumier, A. P. Sutton, "Polycristalline Semiconductors III- Physics and Technology", ed. H. P. Strunk, J. H. Werner, B. Fortin, O. Bonnaud, Vol. 37-38, 91 (1993) Copyright 1994 Scitec Publications Ltd, Switzerland, member of the Trans Tech Group of Publishers, ISBN 3-908450-04-7, Volumes 37-38 of Solid State Phenomena (Pt. B of Diffusion and Defect Data - Solid State Data ISSN 0377-6883) distributed by Trans Tech Publications Ltd, Hardstrasse 13, CH-4714 Aedermannsdorf , Switzerland. This algorithm enables the computation of the local phonon density around chosen atoms. The calculated spectra can be compared with absorption spectroscopy and Raman spectrometry results after application of proper selection rules. Numerous atomic configurations have been tested, in order to simulate the substitution of Ge into the 3C-SiC crystal .
The application of these theoretical tools gives an insight into the structure of the substitutional alloy. In the case of a single substitutional Ge into the zinc- blende SiC matrix, the atomic positions after isotropic relaxation are depicted in Figure 4. The substitution of C by Ge induces a higher lattice distortion than the substitution of Si, which is logical because Ge is close to Si in term of atomic radius, electronegativity and elastic properties. The substitution of C requires at least 38 times more energy, therefore it is highly unprobable. Silicon carbide is more rigid than silicon, therefore the distortions are confined across few atomic distances. This strain modifies the crystal dimensions, in a manner depending on the statistical atomic distribution. The lattice parameter is obviously proportional to the mean size of the supercell after relaxation, and the results are displayed in Figure 5. If one assumes that Ge replaces Si only (Figure 5(a)), then the lattice parameter equals to (0.43593±0.00002) + (0.000337±0.000002) y , where y stands for the Ge content . A Vegard' s law
(Figure 5(b)) between Ge and cubic SiC would give a lattice parameter of 0.43596 + 0.0012994 x. Even in the hypothesis of a random substitution of Si or C by Ge
(Figure 5(c)), Vegard' s law does not apply. In the case of a random substitution, the increase of lattice parameter is rapid, but the corresponding increase of elastic energy is unlikely to be observed experimentally, because more stable atomic arrangements will occur instead. In any case, the modification of lattice parameter induced by substitutional Ge in 3C-SiC should be easily probed by x- ray diffraction.
The computation of phonon spectra give a further tool to investigate this new material. In Figure 6 (a) to (f) , the localized vibrational spectra around Ge are computed for increasing Ge content. The substitutional incorporation of Ge in 3C-SiC is characterized by a distinct phonon spectrum whose maximum peak position in cm"1 is best described by the exponential decay (243±1) + (27±2) exp(-y/ (7.5±1.2) ) up to the zinc-blende GeC compound. Because of the strong local elastic heterogeneity, the calculated spectrum is usually complex, and the clear maximum obtained in Figure 6 (e) is marked by an arrow. In the real crystal, a smoothing of the spectrum should naturally occur because of the very high number of atoms involved. Hence, our fit assumes an additional gaussian smoothing. Physically, these spectra could be considered as a result of complex multiphonon processes involving the nearest neighbors of Ge . The Ge-C bond is stabilized in the zinc-blende GeC compound, therefore it is reasonable that the fitted phonon energy decreases when the Ge concentration increases. According to the lattice dynamics calculations, this peak should be Raman active. Hence, proper substitutional Ge incorporation into 3C-SiC could be assessed by Raman spectrometry.
In summary, we have performed molecular dynamics simulations using a valence force field model to simulate the incorporation of Ge into substitutional sites of 3C- SiC. The silicon site is energetically favored over its C counterpart for the Ge substitution, and the lattice parameter is expected to deviate from Vegard' s law. If Ge replaces only Si, then the calculated lattice parameter equals to (0.43593±0.00002) + (0.000337±0.000002) y , where y stands for the Ge content. The alloy is characterized by a distinct phonon spectrum whose maximum peak position in cm"1 is best described by the exponential decay (243±1) + (27±2) exp (-y/ (7.5±1.2) ) up to the zinc- blende GeC compound. This mode should be Raman active. This novel compound, which can be probed by x-ray diffraction and Raman spectrometry, might play an important role into future IV-IV microelectronics and optoelectronics .

Claims

What is Claimed is :
1. A semiconductor heterostructure comprising elemental semiconductor germanium mixed with the compound semiconductor silicon carbide to form the alloy of silicon carbide: germanium (SiC:Ge).
2. The heterostructure of claim 1 wherein said alloy is in the form of a layer.
3. The heterostructure of claim 3 wherein said layer is part of a multilayer structure with at least one other semiconductor structure as a further layer.
4. The heterostructure of claim 3 wherein one of said layers is made of SiC, and said alloy layer having a lattice constant near enough to that of said SiC layer to permit the interfaces thereof to be nearly defect-free.
5. The heterostructure of claim 4 wherein said alloy layer has a higher electrical conductivity than pure SiC, said alloy layer having a lattice parameter larger than that of SiC and smaller than that of Ge, and said alloy layer having compatibility with SiC.
6. The heterostructure of claim 3 wherein said alloy layer is fabricated onto a semiconductor structure of pure SiC.
7. The heterostructure of claim 3 wherein said alloy layer is fabricated onto a semiconductor structure of pure Si .
8. The heterostructure of claim 3 wherein said alloy layer is fabricated onto a semiconductor structure of pure Ge .
9. The heterostructure of claim 3 wherein said alloy layer has lower bandgap energies than pure SiC thereby forming energy barriers and quantum wells to
confine charge carriers.
10. The heterostructure of claim 3 wherein said alloy layer is an intermediate layer for joining two other semiconductor layers having different lattice parameters.
11. The heterostructure of claim 3 wherein said alloy layer is incorporated in an X-ray lithographic mask for the fabrication of integrated circuits.
12. The heterostructure of claim 1 wherein said heterostructure is part of an electronic circuit.
13. The heterostructure of claim 1 wherein said heterostructure is incorporated in a circuit for a machine selected from the group consisting of automotive engines, jet aircraft engines, high power converters for traction motors, and high temperature chemical process monitoring.
14. The heterostructure of claim 1 wherein said heterostructure is incorporated in a light-emitting diode having smaller energy bandgap than pure SiC.
15. The heterostructure of claim 1 wherein said alloy is incorporated in a photodetector having shorter wavelengths than pure SiC.
16. The heterostructure of claim 1 wherein said alloy is incorporated in micro-electromechanical systems and is harder than pure Si.
17. The heterostructure of claim 1 wherein said alloy is incorporated in a transistor.
18. A method of making a semiconductor heterostructure comprising mixing elemental semiconductor germanium with the compound semiconductor silicon carbide to fabricate an alloy of silicon carbide: germanium.
19. The method of claim 18 including incorporating the alloy in a transistor or in electronic or optical devices and circuits.
20. The method of claim 18 wherein the alloy is incorporated as a layer of a multilayer structure with at least one other semiconductor structure for the device.
: :ODMA\MHODMA\CB; 85141;!
PCT/US2000/008671 1999-04-02 2000-03-31 Semiconductor heterostructures with crystalline silicon carbide alloyed with germanium WO2000062331A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU58661/00A AU5866100A (en) 1999-04-02 2000-03-31 Semiconductor heterostructures with crystalline silicon carbide alloyed with germanium

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12755499P 1999-04-02 1999-04-02
US60/127,554 1999-04-02

Publications (3)

Publication Number Publication Date
WO2000062331A2 true WO2000062331A2 (en) 2000-10-19
WO2000062331A3 WO2000062331A3 (en) 2001-03-08
WO2000062331A9 WO2000062331A9 (en) 2002-04-04

Family

ID=22430710

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/008671 WO2000062331A2 (en) 1999-04-02 2000-03-31 Semiconductor heterostructures with crystalline silicon carbide alloyed with germanium

Country Status (2)

Country Link
AU (1) AU5866100A (en)
WO (1) WO2000062331A2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7183593B2 (en) 2003-12-05 2007-02-27 Taiwan Semiconductor Manufacturing Company, Ltd. Heterostructure resistor and method of forming the same
DE102005049932A1 (en) * 2005-10-19 2007-04-26 Sicrystal Ag Growth of silicon carbide-germanium-volume mixed crystals, comprises producing silicon-, carbon- and germanium gas phase from two source materials containing silicon, carbon and germanium by sublimation and evaporation
US9009064B2 (en) 2006-03-31 2015-04-14 Ebay Inc. Contingent fee advertisement publishing service provider for interactive TV media system and method
US20150220971A1 (en) * 2014-01-31 2015-08-06 Wal-Mart Stores, Inc. Optimization and attribution of marketing resources
US10249718B2 (en) * 2017-04-24 2019-04-02 Kabushiki Kaisha Toshiba Semiconductor device, method for manufacturing semiconductor device, inverter circuit, driving device, vehicle, and elevator
WO2024036799A1 (en) * 2022-08-19 2024-02-22 电子科技大学长三角研究院(湖州) Method for improving photocatalytic performance of single-layer gase

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4495262A (en) * 1982-05-06 1985-01-22 Konishiroku Photo Industry Co., Ltd. Photosensitive member for electrophotography comprises inorganic layers
US5272096A (en) * 1992-09-29 1993-12-21 Motorola, Inc. Method for making a bipolar transistor having a silicon carbide layer
US5401952A (en) * 1991-10-25 1995-03-28 Canon Kabushiki Kaisha Signal processor having avalanche photodiodes
US5604626A (en) * 1995-02-10 1997-02-18 Donnelly Corporation Photochromic devices
US5646073A (en) * 1995-01-18 1997-07-08 Lsi Logic Corporation Process for selective deposition of polysilicon over single crystal silicon substrate and resulting product

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4495262A (en) * 1982-05-06 1985-01-22 Konishiroku Photo Industry Co., Ltd. Photosensitive member for electrophotography comprises inorganic layers
US5401952A (en) * 1991-10-25 1995-03-28 Canon Kabushiki Kaisha Signal processor having avalanche photodiodes
US5272096A (en) * 1992-09-29 1993-12-21 Motorola, Inc. Method for making a bipolar transistor having a silicon carbide layer
US5646073A (en) * 1995-01-18 1997-07-08 Lsi Logic Corporation Process for selective deposition of polysilicon over single crystal silicon substrate and resulting product
US5604626A (en) * 1995-02-10 1997-02-18 Donnelly Corporation Photochromic devices

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7183593B2 (en) 2003-12-05 2007-02-27 Taiwan Semiconductor Manufacturing Company, Ltd. Heterostructure resistor and method of forming the same
DE102005049932A1 (en) * 2005-10-19 2007-04-26 Sicrystal Ag Growth of silicon carbide-germanium-volume mixed crystals, comprises producing silicon-, carbon- and germanium gas phase from two source materials containing silicon, carbon and germanium by sublimation and evaporation
US9009064B2 (en) 2006-03-31 2015-04-14 Ebay Inc. Contingent fee advertisement publishing service provider for interactive TV media system and method
US20150220971A1 (en) * 2014-01-31 2015-08-06 Wal-Mart Stores, Inc. Optimization and attribution of marketing resources
US10102542B2 (en) * 2014-01-31 2018-10-16 Walmart Apollo, Llc Optimization and attribution of marketing resources
US10249718B2 (en) * 2017-04-24 2019-04-02 Kabushiki Kaisha Toshiba Semiconductor device, method for manufacturing semiconductor device, inverter circuit, driving device, vehicle, and elevator
WO2024036799A1 (en) * 2022-08-19 2024-02-22 电子科技大学长三角研究院(湖州) Method for improving photocatalytic performance of single-layer gase

Also Published As

Publication number Publication date
WO2000062331A3 (en) 2001-03-08
WO2000062331A9 (en) 2002-04-04
AU5866100A (en) 2000-11-14

Similar Documents

Publication Publication Date Title
Mooney Strain relaxation and dislocations in SiGe/Si structures
US8187377B2 (en) Non-contact etch annealing of strained layers
Noël et al. Intense photoluminescence between 1.3 and 1.8 μm from strained Si1− x Ge x alloys
US7517776B2 (en) Method for controlling dislocation positions in silicon germanium buffer layers
DE112007001605B4 (en) P-type zinc oxide thin film and method of forming the same and light-emitting element
CN113228229A (en) Method of manufacturing a semiconductor device including a superlattice having nitrogen diffused therein
Reddy et al. Nature of the bulk defects in GaAs through high-temperature quenching studies
KR100525792B1 (en) N-type semiconductor diamond and its fabrication method
WO2000062331A2 (en) Semiconductor heterostructures with crystalline silicon carbide alloyed with germanium
Gerard Advances in condensed matter and materials research
Wang et al. Effects of H plasma passivation on the optical and electrical properties of GaAs-on-Si
Rogers et al. ZnO thin film templates for GaN-based devices
Makita et al. β-FeSi 2 as a Kankyo (environmentally friendly) semiconductor for solar cells in the space application
JP2004087814A (en) Method and apparatus for manufacturing integrated circuit device onto oxide substrate
Funk et al. Magnetic Characterization of a Mn Based Ferromagnet on SixGe (1-xy) Sny with High Sn Content
Moll et al. The effect of coimplantation on the electrical activity of implanted carbon in GaAs
Petrov et al. InAs/Si-based quantum-dot heterostructures for new-generation optoelectronic and microelectronic devices
Smit et al. Silicon molecular beam epitaxy on arsenic‐implanted and laser‐processed silicon
Xu et al. Fabrication of Nanostructures in Group IV Semiconductors.
Verucchi et al. SiC film growth on Si (111) by supersonic beams of C 60
Irish Passivation of Gallium Arsenide Nanowires for Solar Cells
THACHERY Synthesis and Characterization of Neodymium Sulfide Bulk Samples and Thin films
Saddow et al. Implant anneal process for activating ion implanted regions in SiC epitaxial layers
Youn et al. Investigation into the role of low-temperature GaN in n-GaN/InGaN/p-GaN double-heterostructure light-emitting diodes
Makita et al. Beta Iron-disilicide (b-FeSi2) as an Environmentally Friendly Semiconductor for Space Use

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

AK Designated states

Kind code of ref document: C2

Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: C2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

COP Corrected version of pamphlet

Free format text: PAGES 1/11-11/11, DRAWINGS, REPLACED BY NEW PAGES 1/13-13/13; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase in:

Ref country code: JP