WO2000075965A2 - Power mosfet and method of making the same - Google Patents

Power mosfet and method of making the same Download PDF

Info

Publication number
WO2000075965A2
WO2000075965A2 PCT/US2000/015189 US0015189W WO0075965A2 WO 2000075965 A2 WO2000075965 A2 WO 2000075965A2 US 0015189 W US0015189 W US 0015189W WO 0075965 A2 WO0075965 A2 WO 0075965A2
Authority
WO
WIPO (PCT)
Prior art keywords
trenches
body regions
epitaxial layer
power mosfet
conductivity type
Prior art date
Application number
PCT/US2000/015189
Other languages
French (fr)
Other versions
WO2000075965A3 (en
Inventor
Richard A. Blanchard
Original Assignee
General Semiconductor, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Semiconductor, Inc. filed Critical General Semiconductor, Inc.
Priority to EP00939505A priority Critical patent/EP1192640A2/en
Priority to AU54584/00A priority patent/AU5458400A/en
Priority to JP2001502145A priority patent/JP4860858B2/en
Publication of WO2000075965A2 publication Critical patent/WO2000075965A2/en
Publication of WO2000075965A3 publication Critical patent/WO2000075965A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251—Diffusion into or out of group IV semiconductors
    • H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • H01L21/2255—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer comprising oxides only, e.g. P2O5, PSG, H3BO3, doped oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H01L22/26—Acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection, in-situ thickness measurement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/063—Reduced surface field [RESURF] pn-junction structures
    • H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251—Diffusion into or out of group IV semiconductors
    • H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • H01L21/2257—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer being silicon or silicide or SIPOS, e.g. polysilicon, porous silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates generally to semiconductor devices, and more particularly to power MOSFET devices.
  • Power MOSFET devices are employed in applications such as automobile electrical systems, power supplies, and power management applications. Such devices should sustain high voltage in the off-state and yield low voltage and high saturation current density in the on-state.
  • FIG. 1 illustrates a typical structure for an N-channel power MOSFET.
  • An N-epitaxial silicon layer 1 formed over an N+ silicon substrate 2 contains p-body regions 5a and 6a, and N+ source regions 7 and 8 for two MOSFET cells in the device.
  • P-body regions 5 and 6 may also include deep p-body regions 5b and 6b.
  • a source-body electrode 12 extends across certain surface portions of epitaxial layer 1 to contact the source and body regions.
  • the N-type drain for both cells is formed by the portion of N-epitaxial layer 1 extending to the upper semiconductor surface in FIG. 1.
  • a drain electrode (not separately shown) is provided at the bottom of N+ substrate 2.
  • An insulated gate electrode 18 comprising oxide and polysilicon layers lies over the channel and drain portions of the body.
  • the on-resistance of the conventional MOSFET shown in FIG. 1 is determined largely by the drift zone resistance in epitaxial layer 1.
  • the drift zone resistance is in turn determined by the doping and the layer thickness of epitaxial layer 1.
  • the doping concentration of epitaxial layer 1 must be reduced while the layer thickness is increased.
  • Curve 20 in FIG. 2 shows the on-resistance per unit area as a function of the breakdown voltage for a conventional MOSFET.
  • the on-resistance of the device increases rapidly as its breakdown voltage increases. This rapid increase in resistance presents a problem when the MOSFET is to be operated at higher voltages, particularly at voltages greater than a few hundred volts.
  • FIG. 3 shows a MOSFET that is designed to operate at higher voltages with a reduced on-resistance.
  • This MOSFET is disclosed in paper No. 26.2 in the Proceedings of the IEDM, 1998, p. 683.
  • This MOSFET is similar to the conventional MOSFET shown in FIG. 2 except that it includes p-type doped regions 40 and 42 which extend from beneath the body regions 5 and 6 into to the drift region of the device.
  • the p-type doped regions 40 and 42 cause the reverse voltage to be built up not only in the vertical direction, as in a conventional MOSFET, but in the horizontal direction as well.
  • this device can achieve the same reverse voltage as in the conventional device with a reduced layer thickness of epitaxial layer 1 and with increased doping concentration in the drift zone.
  • Curve 25 in FIG. 2 shows the on-resistance per unit area as a function of the breakdown voltage of the MOSFET shown in FIG 3. Clearly, at higher operating voltages, the on-resistance of this device is substantially reduced relative to the device shown in FIG. 1, essentially increasing linearly with the breakdown voltage.
  • the structure shown in FIG. 3 can be fabricated with a process sequence that includes multiple epitaxial deposition steps, each followed by the introduction of the appropriate dopant.
  • epitaxial deposition steps are expensive to perform and thus this structure is expensive to manufacture.
  • a power MOSFET that includes a substrate of a first conductivity type.
  • An epitaxial layer also of the first conductivity type is deposited on the substrate.
  • First and second body regions are located in the epitaxial layer and define a drift region between them.
  • the body regions have a second conductivity type.
  • First and second source regions of the first conductivity type are respectively located in the first and second body regions.
  • a plurality of trenches are located below the body regions in the drift region of the epitaxial layer.
  • the trenches which extend toward the substrate from the first and second body regions, are filled with a material that includes a dopant of the second conductivity type.
  • the dopant is diffused from the trenches into portions of the epitaxial layer adjacent the trenches, thus forming the p-type doped regions that cause the reverse voltage to be built up in the horizontal direction as well as the vertical direction.
  • the material filling the trench is polysilicon.
  • the polysilicon filling the trench is at least partially oxidized.
  • the polysilicon may be subsequently recrystallized to form single crystal silicon.
  • the material filling the trench is a dielectric such as silicon dioxide, for example.
  • the material filling the trench may include both polysilicon and a dielectric.
  • a method for forming a power MOSFET. The method begins by providing a substrate of a first conductivity type and depositing an epitaxial layer on the substrate.
  • the epitaxial layer has a first conductivity type.
  • First and second body regions are formed in the epitaxial layer to define a drift region therebetween.
  • the body regions have a second conductivity type.
  • First and second source regions of the first conductivity type are formed in the first and second body regions, respectively.
  • a plurality of trenches are formed in the drift region of the epitaxial layer.
  • the trenches are filled with a material having a dopant of the second conductivity type.
  • the trenches extend toward the substrate from the first and second body regions. At least a portion of the dopant is diffused from the trenches into portions of the epitaxial layer adjacent the trenches.
  • FIG. 1 shows a cross-sectional view of a conventional power MOSFET structure.
  • FIG. 2 shows the on-resistance per unit area as a function of the breakdown voltage for a conventional power MOSFET and a MOSFET constructed in accordance with the present invention.
  • FIG. 3 shows a MOSFET structure designed to operate with a lower on- resistance per unit area at the same voltage than the structure depicted in FIG. 1.
  • FIGs. 4-6 show the pertinent portions of various embodiments of the power MOSFET constructed in accordance with the present invention.
  • FIG. 7 shows a complete power MOSFET constructed in accordance with the present invention.
  • the p-type regions 40 and 42 shown in FIG. 3 are formed by first etching a pair of trenches that are centered about the position where the p-type regions 40 and 42 are to be located.
  • the trenches are subsequently filled with a dopant rich material.
  • the dopant in the material is diffused out of the trenches and into the adjacent epitaxial layer that forms the drift region of the device.
  • the resulting doped portions of the epitaxial layer form the p-type regions.
  • the material filling the trenches, along with the dopant that has not been diffused out of the trenches, remain in final device. Accordingly, the material should be selected so that it does not adversely affect the characteristics of the device.
  • Exemplary materials that may be used for the material filling the trenches include polysilicon or a dielectric such as silicon dioxide.
  • FIGs. 4-6 show several different combinations of materials that may be used to fill trenches 44 and 46 that are formed in epitaxial silicon layer 1. While FIGs. 4- 6 show the trenches 44 and 46, epitaxial layer 1 , and substrate 2, for purposes of clarity FIGs. 4-6 do not show the upper portion of the power MOSFET structure that includes the P-body regions and the sources.
  • the trenches 44 and 46 are filled with a doped dielectric such as boron-doped silicon dioxide.
  • a doped dielectric such as boron-doped silicon dioxide.
  • the boron is diffused into the adjacent epitaxial layer 1 to form the p-type regions 40 and 42.
  • the boron- doped silicon dioxide that fills the trench remains in the final MOSFET device.
  • the trenches are at least partially filled with polycrystalline silicon, i.e., polysilicon, that is doped with boron.
  • polycrystalline silicon i.e., polysilicon
  • the boron is diffused into the adjacent epitaxial layer 1 to form the p-type regions 40 and 42.
  • the remaining boron-doped polysilicon that fills the trench remains in the final MOSFET device.
  • the polysilicon may be all or partially oxidized after the diffusion step is performed to form silicon dioxide. Accordingly, the trench remaining in the final MOSFET device is filled with a dielectric, i.e., silicon dioxide, and any residual polysilicon.
  • any boron- doped polysilicon in the trench is recrystallized at an elevated temperature to form single crystal silicon.
  • the trench remaining in the final MOSFET device is filled with single crystal silicon, or single crystal silicon in combination with silicon dioxide or another dielectric.
  • the trenches 44 and 46 are first partially filled with doped polysilicon followed by the deposition of a dielectric to completely fill the trench.
  • the boron is diffused into the adjacent epitaxial layer 1 to form the p-type regions 40 and 42.
  • the remaining boron-doped polysilicon and the dielectric filling the trench remains in the final MOSFET device.
  • the boron-doped polysilicon is recrystallized at an elevated temperature to form single crystal silicon. Accordingly, the trench remaining in the final MOSFET device is filled with both single crystal silicon and a dielectric.
  • FIG. 7 shows the resulting power MOSFET constructed in accordance with the present invention.
  • the MOSFET includes substrate 2, epitaxial layer 1 , p-body regions 5a and 6a, deep p-body regions 5b and 6b, source regions 7 and 8, and p- type regions 40 and 42 in which trenches 44 and 46 are respectively located. Also shown are the gate electrode, which includes oxide layer 48 and polysilicon layer 49, and the source-body electrode, which includes metallization layer 50.
  • the inventive power MOSFET shown in FIG 7 may be fabricated in accordance with any conventional processing technique. For example, the following series of exemplary steps may be performed to form the power MOSFET depicted in FIG. 7.
  • an oxide masking layer is formed by covering the surface of epitaxial layer lwith an oxide layer, which is then conventionally exposed and patterned to leave mask portions that define the location of the trenches 44 and 46.
  • the trenches are dry etched through the mask openings by reactive ion etching to a depth that typically ranges from 10-40 microns.
  • the sidewalls of each trench may be smoothed.
  • a dry chemical etch may be used to remove a thin layer of oxide (typically about 500 - 1000 A) from the trench sidewalls to eliminate damage caused by the reactive ion etching process.
  • a sacrificial silicon dioxide layer is grown over trenches 44 and 46 and the mask portions. The sacrificial layer and the mask portions are removed either by a buffer oxide etch or an HF etch so that the resulting trench sidewalls are as smooth as possible.
  • the trenches 44 and 46 are filled with any of the previously mentioned materials such as polysilicon, silicon dioxide, or a combination thereof.
  • the polysilicon or oxide are typically doped with a dopant such as boron.
  • a subsequent diffusion step is performed to diffuse the dopant out the trenches and into the surrounding epitaxial layer. If the material remaining in the trenches is polysilicon, it may be oxidized or recrystallized.
  • the N- doped epitaxial layer 1 is grown on a conventionally N+ doped substrate 2.
  • Epitaxial layer 1 is typically 15-50 microns in thickness for a 400-800 V device with a resistivity of 15-60 ohm-cm.
  • the gate oxide is next grown after an active region mask and a layer of polycrystalline silicon is deposited, doped, and oxidized.
  • deep p-body regions 5b and 6b are formed using conventional masking, ion implantation and diffusion processes. The dose for the deep p-body regions will typically range from about lxlO 14 - 5xl 0 15 /cm 2 .
  • p- body regions 5a and 6a are formed in conventional masking, implantation and diffusion steps. The p-body regions are boron implanted at 40 to 60 KeV with a dosage froom about lxl O 13 to 5xl ⁇ ' 4 /cm 2
  • Source regions 7 and 8 are then formed by an implantation and diffusion process.
  • the source regions may be implanted with arsenic at 80 KeV to a concentration that is typically in the range of 2xl 0 15 to 1.2xl0 16 /cm 2 .
  • the arsenic is diffused to a depth of approximately 0.5 to 2.0 microns.
  • the depth of the deep p-body region typically ranges from about 2.5 to 5 microns while the depth of the body region ranges from about 1-3 microns in depth.
  • the masking layer is removed in a conventional manner to form the structure depicted in FIG. 7.
  • the DMOS transistor is completed in a conventional manner by forming and patterning the oxide layer to form contact openings.
  • a metallization layer 50 is also deposited and masked to define the source-body and gate electrodes.
  • a pad mask is used to define pad contacts.
  • a drain contact layer (not shown) is formed on the bottom surface of the substrate.
  • the present invention more generally encompasses processes in which the trenches are formed prior to, or subsequent to, any or all of the remaining doped regions.
  • a specific process sequence for fabricating the power MOSFET is disclosed, other process sequences may be used while remaining within the scope of this invention.
  • the power MOSFET device constructed in accordance with the present invention offers a number of advantages over the prior art device constructed by conventional techniques.
  • the vertical dopant gradient of the p-type regions is very nearly zero.
  • the horizontal dopant gradient may be accurately controlled by varying the amount of dopant that is introduced and the number and duration of thermal cycles used in the diffusion step.
  • the amount of dopant introduced and the lateral dopant gradient can be varied to optimize both the breakdown voltage and the on-resistance of the device.
  • the p-type trench is formed below the body region.
  • not every p-type trench need have a body region associated with it, particularly at the perimeter of the die or in regions containing pads or interconnections.

Abstract

A power MOSFET is provided that includes a substrate (2) of a first conductivity type. An epitaxial layer (1) also of the first conductivity type is deposited on the substrate. First and second body regions (5a, 6a, 5b, 6b) are located in the epitaxial layer and define a drift region between them. The body regions have a second conductivity type. First and second source regions (7, 8) of the first conductivity type are respectively located in the first and second body regions. A plurality of trenches (44, 46) are located below the body regions in the drift region of the epitaxial layer. The trenches, which extend toward the substrate from the first and second body regions, are filled with a material that includes a dopant of the second conductivity type. The dopant is diffused from the trenches into portions of the epitaxial layer adjacent the trenches so as to form semiconductor regions (40, 42) of the second conductivity type under the body regions.

Description

HIGH VOLTAGE POWER MOSFET HAVING LOW ON-RESISTANCE
Related Applications
This application is related to U.S. Provisional Patent Appl. Serial No. entitled "A High Voltage MOS-Gated Structure with a Relatively Low
On-Resistance," filed on June 3, 1999.
Field of the Invention
The present invention relates generally to semiconductor devices, and more particularly to power MOSFET devices.
Background of the Invention
Power MOSFET devices are employed in applications such as automobile electrical systems, power supplies, and power management applications. Such devices should sustain high voltage in the off-state and yield low voltage and high saturation current density in the on-state.
FIG. 1 illustrates a typical structure for an N-channel power MOSFET. An N-epitaxial silicon layer 1 formed over an N+ silicon substrate 2 contains p-body regions 5a and 6a, and N+ source regions 7 and 8 for two MOSFET cells in the device. P-body regions 5 and 6 may also include deep p-body regions 5b and 6b. A source-body electrode 12 extends across certain surface portions of epitaxial layer 1 to contact the source and body regions. The N-type drain for both cells is formed by the portion of N-epitaxial layer 1 extending to the upper semiconductor surface in FIG. 1. A drain electrode (not separately shown) is provided at the bottom of N+ substrate 2. An insulated gate electrode 18 comprising oxide and polysilicon layers lies over the channel and drain portions of the body. The on-resistance of the conventional MOSFET shown in FIG. 1 is determined largely by the drift zone resistance in epitaxial layer 1. The drift zone resistance is in turn determined by the doping and the layer thickness of epitaxial layer 1. However, to increase the breakdown voltage of the device, the doping concentration of epitaxial layer 1 must be reduced while the layer thickness is increased. Curve 20 in FIG. 2 shows the on-resistance per unit area as a function of the breakdown voltage for a conventional MOSFET. Unfortunately, as curve 20 shows, the on-resistance of the device increases rapidly as its breakdown voltage increases. This rapid increase in resistance presents a problem when the MOSFET is to be operated at higher voltages, particularly at voltages greater than a few hundred volts.
FIG. 3 shows a MOSFET that is designed to operate at higher voltages with a reduced on-resistance. This MOSFET is disclosed in paper No. 26.2 in the Proceedings of the IEDM, 1998, p. 683. This MOSFET is similar to the conventional MOSFET shown in FIG. 2 except that it includes p-type doped regions 40 and 42 which extend from beneath the body regions 5 and 6 into to the drift region of the device. The p-type doped regions 40 and 42 cause the reverse voltage to be built up not only in the vertical direction, as in a conventional MOSFET, but in the horizontal direction as well. As a result, this device can achieve the same reverse voltage as in the conventional device with a reduced layer thickness of epitaxial layer 1 and with increased doping concentration in the drift zone. Curve 25 in FIG. 2 shows the on-resistance per unit area as a function of the breakdown voltage of the MOSFET shown in FIG 3. Clearly, at higher operating voltages, the on-resistance of this device is substantially reduced relative to the device shown in FIG. 1, essentially increasing linearly with the breakdown voltage.
The structure shown in FIG. 3 can be fabricated with a process sequence that includes multiple epitaxial deposition steps, each followed by the introduction of the appropriate dopant. Unfortunately, epitaxial deposition steps are expensive to perform and thus this structure is expensive to manufacture.
Accordingly, it would be desirable to provide a method of fabricating the MOSFET structure shown in FIG. 3 that requires a minimum number of deposition steps so that it can be produced less expensively. Summary of the Invention
In accordance with the present invention, a power MOSFET is provided that includes a substrate of a first conductivity type. An epitaxial layer also of the first conductivity type is deposited on the substrate. First and second body regions are located in the epitaxial layer and define a drift region between them. The body regions have a second conductivity type. First and second source regions of the first conductivity type are respectively located in the first and second body regions. A plurality of trenches are located below the body regions in the drift region of the epitaxial layer. The trenches, which extend toward the substrate from the first and second body regions, are filled with a material that includes a dopant of the second conductivity type. The dopant is diffused from the trenches into portions of the epitaxial layer adjacent the trenches, thus forming the p-type doped regions that cause the reverse voltage to be built up in the horizontal direction as well as the vertical direction.
In accordance with one aspect of the invention, the material filling the trench is polysilicon.
In accordance with yet another aspect of the invention, the polysilicon filling the trench is at least partially oxidized. Alternatively the polysilicon may be subsequently recrystallized to form single crystal silicon.
In accordance with another aspect of the invention, the material filling the trench is a dielectric such as silicon dioxide, for example.
In accordance with another aspect of the invention, the material filling the trench may include both polysilicon and a dielectric.
In accordance with another aspect of the invention, a method is provided for forming a power MOSFET. The method begins by providing a substrate of a first conductivity type and depositing an epitaxial layer on the substrate. The epitaxial layer has a first conductivity type. First and second body regions are formed in the epitaxial layer to define a drift region therebetween. The body regions have a second conductivity type. First and second source regions of the first conductivity type are formed in the first and second body regions, respectively. A plurality of trenches are formed in the drift region of the epitaxial layer. The trenches are filled with a material having a dopant of the second conductivity type. The trenches extend toward the substrate from the first and second body regions. At least a portion of the dopant is diffused from the trenches into portions of the epitaxial layer adjacent the trenches.
Brief Description of the Drawings
FIG. 1 shows a cross-sectional view of a conventional power MOSFET structure.
FIG. 2 shows the on-resistance per unit area as a function of the breakdown voltage for a conventional power MOSFET and a MOSFET constructed in accordance with the present invention.
FIG. 3 shows a MOSFET structure designed to operate with a lower on- resistance per unit area at the same voltage than the structure depicted in FIG. 1.
FIGs. 4-6 show the pertinent portions of various embodiments of the power MOSFET constructed in accordance with the present invention.
FIG. 7 shows a complete power MOSFET constructed in accordance with the present invention.
Detailed Description
In accordance with the present invention, the p-type regions 40 and 42 shown in FIG. 3 are formed by first etching a pair of trenches that are centered about the position where the p-type regions 40 and 42 are to be located. The trenches are subsequently filled with a dopant rich material. The dopant in the material is diffused out of the trenches and into the adjacent epitaxial layer that forms the drift region of the device. The resulting doped portions of the epitaxial layer form the p-type regions. The material filling the trenches, along with the dopant that has not been diffused out of the trenches, remain in final device. Accordingly, the material should be selected so that it does not adversely affect the characteristics of the device. Exemplary materials that may be used for the material filling the trenches include polysilicon or a dielectric such as silicon dioxide. FIGs. 4-6 show several different combinations of materials that may be used to fill trenches 44 and 46 that are formed in epitaxial silicon layer 1. While FIGs. 4- 6 show the trenches 44 and 46, epitaxial layer 1 , and substrate 2, for purposes of clarity FIGs. 4-6 do not show the upper portion of the power MOSFET structure that includes the P-body regions and the sources.
In FIG. 4, the trenches 44 and 46 are filled with a doped dielectric such as boron-doped silicon dioxide. After the trenches are filled, the boron is diffused into the adjacent epitaxial layer 1 to form the p-type regions 40 and 42. The boron- doped silicon dioxide that fills the trench remains in the final MOSFET device.
In FIG. 5, the trenches are at least partially filled with polycrystalline silicon, i.e., polysilicon, that is doped with boron. After the trenches are filled, the boron is diffused into the adjacent epitaxial layer 1 to form the p-type regions 40 and 42. The remaining boron-doped polysilicon that fills the trench remains in the final MOSFET device. Alternatively, the polysilicon may be all or partially oxidized after the diffusion step is performed to form silicon dioxide. Accordingly, the trench remaining in the final MOSFET device is filled with a dielectric, i.e., silicon dioxide, and any residual polysilicon. In another alternative, any boron- doped polysilicon in the trench is recrystallized at an elevated temperature to form single crystal silicon. In this case the trench remaining in the final MOSFET device is filled with single crystal silicon, or single crystal silicon in combination with silicon dioxide or another dielectric.
In FIG. 6, the trenches 44 and 46 are first partially filled with doped polysilicon followed by the deposition of a dielectric to completely fill the trench. After the trenches are filled, the boron is diffused into the adjacent epitaxial layer 1 to form the p-type regions 40 and 42. The remaining boron-doped polysilicon and the dielectric filling the trench remains in the final MOSFET device. In some cases the boron-doped polysilicon is recrystallized at an elevated temperature to form single crystal silicon. Accordingly, the trench remaining in the final MOSFET device is filled with both single crystal silicon and a dielectric.
FIG. 7 shows the resulting power MOSFET constructed in accordance with the present invention. The MOSFET includes substrate 2, epitaxial layer 1 , p-body regions 5a and 6a, deep p-body regions 5b and 6b, source regions 7 and 8, and p- type regions 40 and 42 in which trenches 44 and 46 are respectively located. Also shown are the gate electrode, which includes oxide layer 48 and polysilicon layer 49, and the source-body electrode, which includes metallization layer 50.
The inventive power MOSFET shown in FIG 7 may be fabricated in accordance with any conventional processing technique. For example, the following series of exemplary steps may be performed to form the power MOSFET depicted in FIG. 7.
First, an oxide masking layer is formed by covering the surface of epitaxial layer lwith an oxide layer, which is then conventionally exposed and patterned to leave mask portions that define the location of the trenches 44 and 46. The trenches are dry etched through the mask openings by reactive ion etching to a depth that typically ranges from 10-40 microns. The sidewalls of each trench may be smoothed. First, a dry chemical etch may be used to remove a thin layer of oxide (typically about 500 - 1000 A) from the trench sidewalls to eliminate damage caused by the reactive ion etching process. Next, a sacrificial silicon dioxide layer is grown over trenches 44 and 46 and the mask portions. The sacrificial layer and the mask portions are removed either by a buffer oxide etch or an HF etch so that the resulting trench sidewalls are as smooth as possible.
The trenches 44 and 46 are filled with any of the previously mentioned materials such as polysilicon, silicon dioxide, or a combination thereof. During deposition, the polysilicon or oxide are typically doped with a dopant such as boron. A subsequent diffusion step is performed to diffuse the dopant out the trenches and into the surrounding epitaxial layer. If the material remaining in the trenches is polysilicon, it may be oxidized or recrystallized.
Next, the N- doped epitaxial layer 1 is grown on a conventionally N+ doped substrate 2. Epitaxial layer 1 is typically 15-50 microns in thickness for a 400-800 V device with a resistivity of 15-60 ohm-cm. The gate oxide is next grown after an active region mask and a layer of polycrystalline silicon is deposited, doped, and oxidized. If employed, deep p-body regions 5b and 6b are formed using conventional masking, ion implantation and diffusion processes. The dose for the deep p-body regions will typically range from about lxlO14 - 5xl 015/cm2. Next, p- body regions 5a and 6a are formed in conventional masking, implantation and diffusion steps. The p-body regions are boron implanted at 40 to 60 KeV with a dosage froom about lxl O13 to 5xlθ'4/cm2
Next, a photoresist masking process is used to form a patterned masking layer that defines source regions 7 and 8. Source regions 7 and 8 are then formed by an implantation and diffusion process. For example, the source regions may be implanted with arsenic at 80 KeV to a concentration that is typically in the range of 2xl 015 to 1.2xl016/cm2. After implantation, the arsenic is diffused to a depth of approximately 0.5 to 2.0 microns. The depth of the deep p-body region typically ranges from about 2.5 to 5 microns while the depth of the body region ranges from about 1-3 microns in depth. Finally, the masking layer is removed in a conventional manner to form the structure depicted in FIG. 7.
The DMOS transistor is completed in a conventional manner by forming and patterning the oxide layer to form contact openings. A metallization layer 50 is also deposited and masked to define the source-body and gate electrodes. Also, a pad mask is used to define pad contacts. Finally, a drain contact layer (not shown) is formed on the bottom surface of the substrate.
It should be noted that while in the previously described process the trenches are formed prior to the formation of the p-body and deep p-body regions, the present invention more generally encompasses processes in which the trenches are formed prior to, or subsequent to, any or all of the remaining doped regions. In addition, while a specific process sequence for fabricating the power MOSFET is disclosed, other process sequences may be used while remaining within the scope of this invention.
The power MOSFET device constructed in accordance with the present invention offers a number of advantages over the prior art device constructed by conventional techniques. For example, the vertical dopant gradient of the p-type regions is very nearly zero. The horizontal dopant gradient may be accurately controlled by varying the amount of dopant that is introduced and the number and duration of thermal cycles used in the diffusion step. Furthermore, the amount of dopant introduced and the lateral dopant gradient can be varied to optimize both the breakdown voltage and the on-resistance of the device. In the embodiment of the invention shown in FIG. 7 the p-type trench is formed below the body region. However, not every p-type trench need have a body region associated with it, particularly at the perimeter of the die or in regions containing pads or interconnections.
Although various embodiments are specifically illustrated and described herein, it will be appreciated that modifications and variations of the present invention are covered by the above teachings and are within the purview of the appended claims without departing from the spirit and intended scope of the invention. For example, a power MOSFET in accordance with the present invention may be provided in which the conductivities of the various semiconductor regions are reversed from those described herein.

Claims

WHAT IS CLAIMED IS:
1. A power MOSFET, comprising: a substrate of a first conductivity type; an epitaxial layer on the substrate, said epitaxial layer having a first conductivity type; first and second body regions located in the epitaxial layer defining a drift region therebetween, said body regions having a second conductivity type; first and second source regions of the first conductivity type respectively located in the first and second body regions; and a plurality of trenches located below said body regions in said drift region of the epitaxial layer, said trenches being filled with a material having a dopant of the second conductivity type, said trenches extending toward the substrate from the first and second body regions, said dopant being diffused from said trenches into portions of the epitaxial layer adjacent the trenches.
2. The power MOSFET of claim 1 wherein said material filling the trench is polysilicon.
3. The power MOSFET of claim 1 wherein said material filling the trench is a dielectric.
4. The power MOSFET of claim 3 wherein said dielectric is silicon dioxide.
5. The power MOSFET of claim 1 wherein said dopant is boron.
6. The power MOSFET of claim 2 wherein said polysilicon is at least partially oxidized.
7. The power MOSFET of claim 2 wherein said polysilicon is subsequently recrystallized to form single crystal silicon.
8. The power MOSFET of claim 1 wherein said material filling the trench includes polysilicon and a dielectric.
9. The power MOSFET of claim 1 wherein said body regions include deep body regions.
10. A method of forming a power MOSFET comprising the steps of: providing a substrate of a first conductivity type; depositing an epitaxial layer on the substrate, said epitaxial layer having a first conductivity type; forming first and second body regions in the epitaxial layer to define a drift region therebetween, said body regions having a second conductivity type; forming first and second source regions of the first conductivity type in the first and second body regions, respectively; and forming a plurality of trenches in said drift region of the epitaxial layer; filling said trenches with a material having a dopant of the second conductivity type, said trenches extending toward the substrate from the first and second body regions; and diffusing at least a portion of said dopant from said trenches into portions of the epitaxial layer adjacent the trenches.
1 1. The method of claim 10 wherein said material filling the trench is polysilicon.
12. The method of claim 10 wherein said material filling the trench is a dielectric.
13. The method of claim 12 wherein said dielectric is silicon dioxide.
14. The method of claim 10 wherein said dopant is boron.
15. The method of claim 1 1 further comprising the step of at least partially oxidizing said polysilicon
16. The method of claim 1 1 further comprising the step of recrystallizing said polysilicon to form single crystal silicon.
17. The method of claim 10 wherein said material filling the trench includes polysilicon and a dielectric.
18. The method of claim 10 wherein said body regions include deep body regions.
19. The method of claim 10, wherein said trench is formed by providing a masking layer defining at least one trench, and etching the trench defined by the masking layer.
20. The method of claim 10, wherein said body region is formed by implanting and diffusing a dopant into the substrate.
21. A power MOSFET made in accordance with the method of claim 10.
22. The power MOSFET of claim 6 wherein said polysilicon is subsequently recrystallized to form single crystal silicon.
23. The method of claim 15 further comprising the step of recrystallizing said polysilicon to form single crystal silicon.
PCT/US2000/015189 1999-06-03 2000-06-02 Power mosfet and method of making the same WO2000075965A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP00939505A EP1192640A2 (en) 1999-06-03 2000-06-02 Power mosfet and method of making the same
AU54584/00A AU5458400A (en) 1999-06-03 2000-06-02 High voltage power mosfet having low on-resistance
JP2001502145A JP4860858B2 (en) 1999-06-03 2000-06-02 High voltage power MOSFET with low on-resistance

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US13740899P 1999-06-03 1999-06-03
US60/137,408 1999-06-03
US09/586,407 US6593619B1 (en) 1999-06-03 2000-06-02 High voltage power MOSFET having low on-resistance
US09/586,407 2000-06-02

Publications (2)

Publication Number Publication Date
WO2000075965A2 true WO2000075965A2 (en) 2000-12-14
WO2000075965A3 WO2000075965A3 (en) 2001-05-03

Family

ID=26835219

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/015189 WO2000075965A2 (en) 1999-06-03 2000-06-02 Power mosfet and method of making the same

Country Status (7)

Country Link
US (4) US6593619B1 (en)
EP (1) EP1192640A2 (en)
JP (1) JP4860858B2 (en)
KR (2) KR100773380B1 (en)
CN (1) CN1171318C (en)
AU (1) AU5458400A (en)
WO (1) WO2000075965A2 (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001059848A2 (en) * 2000-02-11 2001-08-16 Intersil Corporation Mos-gated semiconductor device having alternating conductivity type semiconductor regions and methods of making the same
US6803626B2 (en) 2002-07-18 2004-10-12 Fairchild Semiconductor Corporation Vertical charge control semiconductor device
JP2005505921A (en) * 2001-10-04 2005-02-24 ゼネラル セミコンダクター，インク． Semiconductor power device having a floating island voltage sustaining layer
JP2005514786A (en) * 2001-12-31 2005-05-19 ジェネラル・セミコンダクター・インコーポレーテッド Method for manufacturing a high voltage power MOSFET having a voltage sustaining region including a doped column formed by rapid diffusion
CN100463122C (en) * 2002-02-20 2009-02-18 通用半导体公司 High voltage power MOSFET having low on-resistance
US7655981B2 (en) 2003-11-28 2010-02-02 Fairchild Korea Semiconductor Ltd. Superjunction semiconductor device
US7732876B2 (en) 2004-08-03 2010-06-08 Fairchild Semiconductor Corporation Power transistor with trench sinker for contacting the backside
US7745289B2 (en) 2000-08-16 2010-06-29 Fairchild Semiconductor Corporation Method of forming a FET having ultra-low on-resistance and low gate charge
US7799636B2 (en) 2003-05-20 2010-09-21 Fairchild Semiconductor Corporation Power device with trenches having wider upper portion than lower portion
US7855415B2 (en) 2003-05-20 2010-12-21 Fairchild Semiconductor Corporation Power semiconductor devices having termination structures and methods of manufacture
US7936008B2 (en) 2003-12-30 2011-05-03 Fairchild Semiconductor Corporation Structure and method for forming accumulation-mode field effect transistor with improved current capability
US8084327B2 (en) 2005-04-06 2011-12-27 Fairchild Semiconductor Corporation Method for forming trench gate field effect transistor with recessed mesas using spacers
US8198677B2 (en) 2002-10-03 2012-06-12 Fairchild Semiconductor Corporation Trench-gate LDMOS structures
US8319290B2 (en) 2010-06-18 2012-11-27 Fairchild Semiconductor Corporation Trench MOS barrier schottky rectifier with a planar surface using CMP techniques
US8673700B2 (en) 2011-04-27 2014-03-18 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8772868B2 (en) 2011-04-27 2014-07-08 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8786010B2 (en) 2011-04-27 2014-07-22 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8836028B2 (en) 2011-04-27 2014-09-16 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8928077B2 (en) 2007-09-21 2015-01-06 Fairchild Semiconductor Corporation Superjunction structures for power devices
US9224853B2 (en) 2007-12-26 2015-12-29 Fairchild Semiconductor Corporation Shielded gate trench FET with multiple channels
US9431481B2 (en) 2008-09-19 2016-08-30 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100773380B1 (en) * 1999-06-03 2007-11-06 제네럴 세미컨덕터, 인코포레이티드 A power mosfet, a method of forming a power mosfet, and another power mosfet made by the method
FR2800515B1 (en) * 1999-11-03 2002-03-29 St Microelectronics Sa PROCESS FOR MANUFACTURING VERTICAL POWER COMPONENTS
US7186609B2 (en) * 1999-12-30 2007-03-06 Siliconix Incorporated Method of fabricating trench junction barrier rectifier
US6608350B2 (en) * 2000-12-07 2003-08-19 International Rectifier Corporation High voltage vertical conduction superjunction semiconductor device
US6710403B2 (en) * 2002-07-30 2004-03-23 Fairchild Semiconductor Corporation Dual trench power MOSFET
US6818513B2 (en) * 2001-01-30 2004-11-16 Fairchild Semiconductor Corporation Method of forming a field effect transistor having a lateral depletion structure
US7132712B2 (en) * 2002-11-05 2006-11-07 Fairchild Semiconductor Corporation Trench structure having one or more diodes embedded therein adjacent a PN junction
US6713813B2 (en) 2001-01-30 2004-03-30 Fairchild Semiconductor Corporation Field effect transistor having a lateral depletion structure
EP1267415A3 (en) * 2001-06-11 2009-04-15 Kabushiki Kaisha Toshiba Power semiconductor device having resurf layer
JP3701227B2 (en) * 2001-10-30 2005-09-28 三菱電機株式会社 Semiconductor device and manufacturing method thereof
US6846746B2 (en) * 2002-05-01 2005-01-25 Applied Materials, Inc. Method of smoothing a trench sidewall after a deep trench silicon etch process
DE10235371A1 (en) * 2002-08-02 2004-02-12 Robert Bosch Gmbh Production of a micromechanical device used in integrated optical arrangements comprises preparing an SOI or EOI substrate having a silicon functional layer, forming a trench extending through the functional layer, and further processing
JP3634830B2 (en) * 2002-09-25 2005-03-30 株式会社東芝 Power semiconductor device
US6710418B1 (en) 2002-10-11 2004-03-23 Fairchild Semiconductor Corporation Schottky rectifier with insulation-filled trenches and method of forming the same
CN1311561C (en) * 2003-03-13 2007-04-18 世界先进积体电路股份有限公司 Structure of metallic oxide semiconductor transistor with side diffusion and producing method thereof
JP4813762B2 (en) * 2003-12-25 2011-11-09 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US7268395B2 (en) 2004-06-04 2007-09-11 International Rectifier Corporation Deep trench super switch device
KR100582374B1 (en) * 2004-09-08 2006-05-22 매그나칩 반도체 유한회사 High voltage transistor and method for fabricating the same
US7446374B2 (en) 2006-03-24 2008-11-04 Fairchild Semiconductor Corporation High density trench FET with integrated Schottky diode and method of manufacture
US8455318B2 (en) * 2006-04-21 2013-06-04 Stmicroelectronics S.R.L. Process for manufacturing a power semiconductor device having charge-balance columnar structures on a non-planar surface, and corresponding power semiconductor device
US7319256B1 (en) 2006-06-19 2008-01-15 Fairchild Semiconductor Corporation Shielded gate trench FET with the shield and gate electrodes being connected together
US7381618B2 (en) * 2006-10-03 2008-06-03 Power Integrations, Inc. Gate etch process for a high-voltage FET
KR20100134375A (en) * 2009-06-15 2010-12-23 삼성전자주식회사 Memory system conducting refresh operation
US7960781B2 (en) * 2008-09-08 2011-06-14 Semiconductor Components Industries, Llc Semiconductor device having vertical charge-compensated structure and sub-surface connecting layer and method
CN101728430B (en) * 2008-10-17 2011-06-29 尼克森微电子股份有限公司 High-pressure metal-oxide-semiconductor component and manufacturing method thereof
FR2970811B1 (en) * 2011-01-24 2013-01-25 Commissariat Energie Atomique FIELD EFFECT DEVICE HAVING AN AMINOUS CONTREELECTRODE AND METHOD OF MAKING
DE112012002136T5 (en) 2011-05-18 2014-03-13 Vishay-Siliconix Semiconductor device
TWI446459B (en) * 2012-02-14 2014-07-21 Anpec Electronics Corp Manufacturing method of power transistor device with super junction
US9093520B2 (en) * 2013-08-28 2015-07-28 Taiwan Semiconductor Manufacturing Co., Ltd. High-voltage super junction by trench and epitaxial doping
JP6340200B2 (en) * 2014-01-27 2018-06-06 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
US9312382B2 (en) 2014-07-22 2016-04-12 Empire Technology Development Llc High voltage transistor device with reduced characteristic on resistance
US10263070B2 (en) 2017-06-12 2019-04-16 Alpha And Omega Semiconductor (Cayman) Ltd. Method of manufacturing LV/MV super junction trench power MOSFETs
CN109326653A (en) * 2018-11-09 2019-02-12 上海昱率科技有限公司 Power device and its manufacturing method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5216275A (en) * 1991-03-19 1993-06-01 University Of Electronic Science And Technology Of China Semiconductor power devices with alternating conductivity type high-voltage breakdown regions
DE19748523A1 (en) * 1997-11-03 1999-05-12 Siemens Ag Semiconductor device
DE19800647C1 (en) * 1998-01-09 1999-05-27 Siemens Ag SOI HV switch with FET structure

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US94635A (en) * 1869-09-07 Improvement in grain-mills
US70418A (en) * 1867-11-05 Moritz crohjt
US3658584A (en) * 1970-09-21 1972-04-25 Monsanto Co Semiconductor doping compositions
US5191396B1 (en) 1978-10-13 1995-12-26 Int Rectifier Corp High power mosfet with low on-resistance and high breakdown voltage
GB2089119A (en) 1980-12-10 1982-06-16 Philips Electronic Associated High voltage semiconductor devices
JPS61135109A (en) * 1984-12-06 1986-06-23 Canon Inc Manufacture of semiconductor device
GB8504726D0 (en) * 1985-02-23 1985-03-27 Standard Telephones Cables Ltd Integrated circuits
US4782036A (en) * 1986-08-29 1988-11-01 Siemens Aktiengesellschaft Process for producing a predetermined doping in side walls and bases of trenches etched into semiconductor substrates
US4819052A (en) * 1986-12-22 1989-04-04 Texas Instruments Incorporated Merged bipolar/CMOS technology using electrically active trench
US5404040A (en) 1990-12-21 1995-04-04 Siliconix Incorporated Structure and fabrication of power MOSFETs, including termination structures
US5326711A (en) * 1993-01-04 1994-07-05 Texas Instruments Incorporated High performance high voltage vertical transistor and method of fabrication
DE4332057A1 (en) * 1993-09-21 1995-03-30 Siemens Ag Integrated micromechanical sensor device and method for its production
JPH08264772A (en) * 1995-03-23 1996-10-11 Toyota Motor Corp Field-effect type semiconductor element
JPH09213939A (en) * 1996-01-30 1997-08-15 Nec Corp Semiconductor device
JP4047384B2 (en) * 1996-02-05 2008-02-13 シーメンス アクチエンゲゼルシヤフト Semiconductor devices that can be controlled by field effects
DE19611045C1 (en) 1996-03-20 1997-05-22 Siemens Ag Field effect transistor e.g. vertical MOS type
US5895951A (en) * 1996-04-05 1999-04-20 Megamos Corporation MOSFET structure and fabrication process implemented by forming deep and narrow doping regions through doping trenches
GB2314206A (en) * 1996-06-13 1997-12-17 Plessey Semiconductors Ltd Preventing voltage breakdown in semiconductor devices
US5789802A (en) * 1996-06-21 1998-08-04 Advanced Micro Devices, Inc. Dopant profile spreading for arsenic source/drain
JPH10108564A (en) 1996-10-04 1998-04-28 Takagi Ind Co Ltd Cultivating substrate and cultivating device
JP3938964B2 (en) * 1997-02-10 2007-06-27 三菱電機株式会社 High voltage semiconductor device and manufacturing method thereof
JPH1143321A (en) 1997-07-25 1999-02-16 Toshiba Ceramics Co Ltd Production of quartz raw material powder
EP1029358A1 (en) 1997-11-03 2000-08-23 Infineon Technologies AG High voltage resistant edge structure for semiconductor elements
JP4000669B2 (en) * 1998-06-12 2007-10-31 日産自動車株式会社 Semiconductor device and manufacturing method thereof
JP4061711B2 (en) * 1998-06-18 2008-03-19 株式会社デンソー MOS transistor and manufacturing method thereof
EP0973203A3 (en) 1998-07-17 2001-02-14 Infineon Technologies AG Semiconductor layer with lateral variable doping and its method of fabrication
US6452230B1 (en) * 1998-12-23 2002-09-17 International Rectifier Corporation High voltage mosgated device with trenches to reduce on-resistance
KR100773380B1 (en) * 1999-06-03 2007-11-06 제네럴 세미컨덕터, 인코포레이티드 A power mosfet, a method of forming a power mosfet, and another power mosfet made by the method
DE19935442C1 (en) * 1999-07-28 2000-12-21 Siemens Ag Power trench-metal oxide semiconductor transistor is produced using a temporary layer to allow formation of a trench insulating film which is thicker at the trench lower end than at the trench upper end
DE60136742D1 (en) 2000-11-08 2009-01-08 Kimberly Clark Co FOAM TREATMENT OF TISSUE PRODUCTS
US6608350B2 (en) 2000-12-07 2003-08-19 International Rectifier Corporation High voltage vertical conduction superjunction semiconductor device
US7221011B2 (en) * 2001-09-07 2007-05-22 Power Integrations, Inc. High-voltage vertical transistor with a multi-gradient drain doping profile

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5216275A (en) * 1991-03-19 1993-06-01 University Of Electronic Science And Technology Of China Semiconductor power devices with alternating conductivity type high-voltage breakdown regions
DE19748523A1 (en) * 1997-11-03 1999-05-12 Siemens Ag Semiconductor device
DE19800647C1 (en) * 1998-01-09 1999-05-27 Siemens Ag SOI HV switch with FET structure

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
CHEN X: "THEORY OF A NOVEL VOLTAGE SUSTAINING (CB) LAYER FOR POWER DEVICES" CHINESE JOURNAL OF ELECTRONICS, vol. 7, no. 3, July 1998 (1998-07), pages 211-216, XP000900759 TECHNOLOGY EXCHANGE LTD, HONG KONG, HK ISSN: 1022-4653 *
See also references of EP1192640A2 *

Cited By (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001059848A3 (en) * 2000-02-11 2002-05-02 Intersil Corp Mos-gated semiconductor device having alternating conductivity type semiconductor regions and methods of making the same
WO2001059848A2 (en) * 2000-02-11 2001-08-16 Intersil Corporation Mos-gated semiconductor device having alternating conductivity type semiconductor regions and methods of making the same
US7745289B2 (en) 2000-08-16 2010-06-29 Fairchild Semiconductor Corporation Method of forming a FET having ultra-low on-resistance and low gate charge
US8101484B2 (en) 2000-08-16 2012-01-24 Fairchild Semiconductor Corporation Method of forming a FET having ultra-low on-resistance and low gate charge
US8710584B2 (en) 2000-08-16 2014-04-29 Fairchild Semiconductor Corporation FET device having ultra-low on-resistance and low gate charge
US9368587B2 (en) 2001-01-30 2016-06-14 Fairchild Semiconductor Corporation Accumulation-mode field effect transistor with improved current capability
JP2005505921A (en) * 2001-10-04 2005-02-24 ゼネラル セミコンダクター，インク． Semiconductor power device having a floating island voltage sustaining layer
JP4833517B2 (en) * 2001-12-31 2011-12-07 ジェネラル・セミコンダクター・インコーポレーテッド Method of manufacturing a high voltage power MOSFET having a voltage sustaining region including a doped column formed by rapid diffusion
JP2005514786A (en) * 2001-12-31 2005-05-19 ジェネラル・セミコンダクター・インコーポレーテッド Method for manufacturing a high voltage power MOSFET having a voltage sustaining region including a doped column formed by rapid diffusion
CN100463122C (en) * 2002-02-20 2009-02-18 通用半导体公司 High voltage power MOSFET having low on-resistance
US6803626B2 (en) 2002-07-18 2004-10-12 Fairchild Semiconductor Corporation Vertical charge control semiconductor device
US8198677B2 (en) 2002-10-03 2012-06-12 Fairchild Semiconductor Corporation Trench-gate LDMOS structures
US8889511B2 (en) 2003-05-20 2014-11-18 Fairchild Semiconductor Corporation Methods of manufacturing power semiconductor devices with trenched shielded split gate transistor
US7799636B2 (en) 2003-05-20 2010-09-21 Fairchild Semiconductor Corporation Power device with trenches having wider upper portion than lower portion
US8013391B2 (en) 2003-05-20 2011-09-06 Fairchild Semiconductor Corporation Power semiconductor devices with trenched shielded split gate transistor and methods of manufacture
US8936985B2 (en) 2003-05-20 2015-01-20 Fairchild Semiconductor Corporation Methods related to power semiconductor devices with thick bottom oxide layers
US8034682B2 (en) 2003-05-20 2011-10-11 Fairchild Semiconductor Corporation Power device with trenches having wider upper portion than lower portion
US7982265B2 (en) 2003-05-20 2011-07-19 Fairchild Semiconductor Corporation Trenched shield gate power semiconductor devices and methods of manufacture
US7855415B2 (en) 2003-05-20 2010-12-21 Fairchild Semiconductor Corporation Power semiconductor devices having termination structures and methods of manufacture
US8013387B2 (en) 2003-05-20 2011-09-06 Fairchild Semiconductor Corporation Power semiconductor devices with shield and gate contacts and methods of manufacture
US8129245B2 (en) 2003-05-20 2012-03-06 Fairchild Semiconductor Corporation Methods of manufacturing power semiconductor devices with shield and gate contacts
US8143123B2 (en) 2003-05-20 2012-03-27 Fairchild Semiconductor Corporation Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices
US8143124B2 (en) 2003-05-20 2012-03-27 Fairchild Semiconductor Corporation Methods of making power semiconductor devices with thick bottom oxide layer
US8786045B2 (en) 2003-05-20 2014-07-22 Fairchild Semiconductor Corporation Power semiconductor devices having termination structures
US8350317B2 (en) 2003-05-20 2013-01-08 Fairchild Semiconductor Corporation Power semiconductor devices and methods of manufacture
US8716783B2 (en) 2003-05-20 2014-05-06 Fairchild Semiconductor Corporation Power device with self-aligned source regions
US7655981B2 (en) 2003-11-28 2010-02-02 Fairchild Korea Semiconductor Ltd. Superjunction semiconductor device
US7936008B2 (en) 2003-12-30 2011-05-03 Fairchild Semiconductor Corporation Structure and method for forming accumulation-mode field effect transistor with improved current capability
US8518777B2 (en) 2003-12-30 2013-08-27 Fairchild Semiconductor Corporation Method for forming accumulation-mode field effect transistor with improved current capability
US7732876B2 (en) 2004-08-03 2010-06-08 Fairchild Semiconductor Corporation Power transistor with trench sinker for contacting the backside
US8148233B2 (en) 2004-08-03 2012-04-03 Fairchild Semiconductor Corporation Semiconductor power device having a top-side drain using a sinker trench
US8026558B2 (en) 2004-08-03 2011-09-27 Fairchild Semiconductor Corporation Semiconductor power device having a top-side drain using a sinker trench
US8680611B2 (en) 2005-04-06 2014-03-25 Fairchild Semiconductor Corporation Field effect transistor and schottky diode structures
US8084327B2 (en) 2005-04-06 2011-12-27 Fairchild Semiconductor Corporation Method for forming trench gate field effect transistor with recessed mesas using spacers
US8928077B2 (en) 2007-09-21 2015-01-06 Fairchild Semiconductor Corporation Superjunction structures for power devices
US9595596B2 (en) 2007-09-21 2017-03-14 Fairchild Semiconductor Corporation Superjunction structures for power devices
US9224853B2 (en) 2007-12-26 2015-12-29 Fairchild Semiconductor Corporation Shielded gate trench FET with multiple channels
US9431481B2 (en) 2008-09-19 2016-08-30 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8319290B2 (en) 2010-06-18 2012-11-27 Fairchild Semiconductor Corporation Trench MOS barrier schottky rectifier with a planar surface using CMP techniques
US8432000B2 (en) 2010-06-18 2013-04-30 Fairchild Semiconductor Corporation Trench MOS barrier schottky rectifier with a planar surface using CMP techniques
US8836028B2 (en) 2011-04-27 2014-09-16 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8786010B2 (en) 2011-04-27 2014-07-22 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8772868B2 (en) 2011-04-27 2014-07-08 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture
US8673700B2 (en) 2011-04-27 2014-03-18 Fairchild Semiconductor Corporation Superjunction structures for power devices and methods of manufacture

Also Published As

Publication number Publication date
CN1360738A (en) 2002-07-24
KR20070044487A (en) 2007-04-27
US8513732B2 (en) 2013-08-20
KR100829052B1 (en) 2008-05-19
JP2003524291A (en) 2003-08-12
US20040036138A1 (en) 2004-02-26
JP4860858B2 (en) 2012-01-25
US6992350B2 (en) 2006-01-31
WO2000075965A3 (en) 2001-05-03
KR100773380B1 (en) 2007-11-06
US6689662B2 (en) 2004-02-10
AU5458400A (en) 2000-12-28
US6593619B1 (en) 2003-07-15
KR20020010686A (en) 2002-02-04
US20020066924A1 (en) 2002-06-06
CN1171318C (en) 2004-10-13
US20060125003A1 (en) 2006-06-15
EP1192640A2 (en) 2002-04-03

Similar Documents

Publication Publication Date Title
US6593619B1 (en) High voltage power MOSFET having low on-resistance
US7745885B2 (en) High voltage power MOSFET having low on-resistance
US6479352B2 (en) Method of fabricating high voltage power MOSFET having low on-resistance
US6686244B2 (en) Power semiconductor device having a voltage sustaining region that includes doped columns formed with a single ion implantation step
KR100952538B1 (en) High voltage power mosfet having a voltage sustaining region that includes doped columns formed by trench etching and diffusion from regions of oppositely doped polysilicon
US6624494B2 (en) Method for fabricating a power semiconductor device having a floating island voltage sustaining layer
US6656797B2 (en) High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and ion implantation
US6660571B2 (en) High voltage power MOSFET having low on-resistance

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 00808381.9

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 1020017015455

Country of ref document: KR

ENP Entry into the national phase

Ref document number: 2001 502145

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2000939505

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020017015455

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2000939505

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642