WO2001023977A3 - Pc card controller with advanced power management reset capabilities - Google Patents

Pc card controller with advanced power management reset capabilities Download PDF

Info

Publication number
WO2001023977A3
WO2001023977A3 PCT/US2000/026070 US0026070W WO0123977A3 WO 2001023977 A3 WO2001023977 A3 WO 2001023977A3 US 0026070 W US0026070 W US 0026070W WO 0123977 A3 WO0123977 A3 WO 0123977A3
Authority
WO
WIPO (PCT)
Prior art keywords
power management
registers
reset
controller
card controller
Prior art date
Application number
PCT/US2000/026070
Other languages
French (fr)
Other versions
WO2001023977A2 (en
WO2001023977A9 (en
Inventor
Yishao Max Huang
James Lam
Rajesh B Koilada
Jeng-Luen Allen Li
Original Assignee
O2Micro Int Ltd
Yishao Max Huang
James Lam
Rajesh B Koilada
Li Jeng Luen Allen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by O2Micro Int Ltd, Yishao Max Huang, James Lam, Rajesh B Koilada, Li Jeng Luen Allen filed Critical O2Micro Int Ltd
Priority to AU76068/00A priority Critical patent/AU7606800A/en
Publication of WO2001023977A2 publication Critical patent/WO2001023977A2/en
Publication of WO2001023977A3 publication Critical patent/WO2001023977A3/en
Publication of WO2001023977A9 publication Critical patent/WO2001023977A9/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means

Abstract

A power management PC card controller (20) that includes power on reset circuitry (30) to reset power management enable registers (50), thereby ensuring that the PME registers (50) correctly identify the power management capabilities of the controller (20). Once the PME registers (50) are reset, an instruction may be provided to change the state of the registers (50) from a default state to a power management support state. Additionally, the controller (20) includes blocking circuitry (38) to block conventional reset signals (18) from resetting the power management and proprietary registers (22) from being reset. The controller (20) supports advanced power management specifications without requiring additional pinouts.
PCT/US2000/026070 1999-09-29 2000-09-22 Pc card controller with advanced power management reset capabilities WO2001023977A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU76068/00A AU7606800A (en) 1999-09-29 2000-09-22 Pc card controller with advanced power management reset capabilities

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15681199P 1999-09-29 1999-09-29
US60/156,811 1999-09-29

Publications (3)

Publication Number Publication Date
WO2001023977A2 WO2001023977A2 (en) 2001-04-05
WO2001023977A3 true WO2001023977A3 (en) 2001-08-30
WO2001023977A9 WO2001023977A9 (en) 2001-09-20

Family

ID=22561191

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/026070 WO2001023977A2 (en) 1999-09-29 2000-09-22 Pc card controller with advanced power management reset capabilities

Country Status (3)

Country Link
AU (1) AU7606800A (en)
TW (1) TW499636B (en)
WO (1) WO2001023977A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW556421B (en) 2002-08-15 2003-10-01 Htc Corp Circuit and operating method for integrated interface of PDA and wireless communication system

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008846A (en) * 1988-11-30 1991-04-16 Kabushiki Kaisha Toshiba Power and signal supply control device
US5019996A (en) * 1988-08-29 1991-05-28 Advanced Micro Devices, Inc. Programmable power supply level detection and initialization circuitry
US5396635A (en) * 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5630090A (en) * 1994-01-05 1997-05-13 Norand Corporation Apparatus for and methods of providing a safe-stop mode for a microprocessor operating in a PSRAM-memory environment
US5809312A (en) * 1994-09-30 1998-09-15 Cypress Semiconductor Corp. Power-on reset control circuit
US5878264A (en) * 1997-07-17 1999-03-02 Sun Microsystems, Inc. Power sequence controller with wakeup logic for enabling a wakeup interrupt handler procedure
US6085327A (en) * 1998-04-10 2000-07-04 Tritech Microelectronics, Ltd. Area-efficient integrated self-timing power start-up reset circuit with delay of the start-up reset until the system clock is stabilized

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5019996A (en) * 1988-08-29 1991-05-28 Advanced Micro Devices, Inc. Programmable power supply level detection and initialization circuitry
US5008846A (en) * 1988-11-30 1991-04-16 Kabushiki Kaisha Toshiba Power and signal supply control device
US5396635A (en) * 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5630090A (en) * 1994-01-05 1997-05-13 Norand Corporation Apparatus for and methods of providing a safe-stop mode for a microprocessor operating in a PSRAM-memory environment
US5809312A (en) * 1994-09-30 1998-09-15 Cypress Semiconductor Corp. Power-on reset control circuit
US5878264A (en) * 1997-07-17 1999-03-02 Sun Microsystems, Inc. Power sequence controller with wakeup logic for enabling a wakeup interrupt handler procedure
US6085327A (en) * 1998-04-10 2000-07-04 Tritech Microelectronics, Ltd. Area-efficient integrated self-timing power start-up reset circuit with delay of the start-up reset until the system clock is stabilized

Also Published As

Publication number Publication date
TW499636B (en) 2002-08-21
WO2001023977A2 (en) 2001-04-05
WO2001023977A9 (en) 2001-09-20
AU7606800A (en) 2001-04-30

Similar Documents

Publication Publication Date Title
CA2332298A1 (en) Multiconfiguration backplane
WO2003073580A3 (en) Processing system for a power distribution system
CA2325158A1 (en) Core computer with clock down feature
AU1817699A (en) Wagering system with improved communication between host computers and remote terminals
AU1127201A (en) The control method and system and the sense organs test method and system based on electrical steady state induced response
WO2004049177A3 (en) Combination non-volatile memory and input-output card with direct memory access
TW344051B (en) Optimized security fuction in an electronic system
EP0871178A3 (en) Integrated circuit having standby control for memory
WO2001029656A3 (en) Linked list dma descriptor architecture
AU2750601A (en) System management memory for system management interrupt handler is integrated into memory controller, independent of bios and operating system
WO2001090915A3 (en) Processor array and parallel data processing methods
CA2312096A1 (en) Mass storage data protection device for a gaming machine
WO2002025957A3 (en) Memory module and memory component built-in self test
WO2002071246A3 (en) An apparatus for controlling access in a data processor
WO2001057660A3 (en) Virtual rom for device enumeration
AU6705700A (en) Smart card architecture incorporating peripherals
BG101797A (en) Integrated circuit controlled transaction management system
WO2003017075A3 (en) Microprocessor with multiple low power modes and emulation apparatus for said microprocessor
WO2003034202A3 (en) On the fly configuration of electronic device with attachable sub-modules
MY119255A (en) Pcmcia rf connector
EP1434121A3 (en) Techniques for implementing security on a small footprint device using a context barrier
WO2000079399A3 (en) Dynamic initialization of processor module via motherboard interface
WO2004044952A3 (en) Integrated circuit with automatic pin-strapping configuration
WO2003027818A3 (en) A method and apparatus to provide a user priority mode
WO2001067804A3 (en) Architecture for an access device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

AK Designated states

Kind code of ref document: C2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: C2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

COP Corrected version of pamphlet

Free format text: PAGES 1/5-5/5, DRAWINGS, REPLACED BY NEW PAGES 1/4-4/4; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP