WO2001024479A3 - A multi link layer to single physical layer interface in a node of a data communication system - Google Patents

A multi link layer to single physical layer interface in a node of a data communication system Download PDF

Info

Publication number
WO2001024479A3
WO2001024479A3 PCT/EP2000/009079 EP0009079W WO0124479A3 WO 2001024479 A3 WO2001024479 A3 WO 2001024479A3 EP 0009079 W EP0009079 W EP 0009079W WO 0124479 A3 WO0124479 A3 WO 0124479A3
Authority
WO
WIPO (PCT)
Prior art keywords
layer interface
physical layer
link layer
communication system
data communication
Prior art date
Application number
PCT/EP2000/009079
Other languages
French (fr)
Other versions
WO2001024479A2 (en
Inventor
Subrata Banerjee
James Bernitt
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Priority to JP2001527533A priority Critical patent/JP2003510974A/en
Priority to KR1020017006642A priority patent/KR20010080608A/en
Priority to EP00964188A priority patent/EP1145528A3/en
Publication of WO2001024479A2 publication Critical patent/WO2001024479A2/en
Publication of WO2001024479A3 publication Critical patent/WO2001024479A3/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/40052High-speed IEEE 1394 serial bus
    • H04L12/40117Interconnection of audio or video/imaging devices
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/40052High-speed IEEE 1394 serial bus
    • H04L12/40058Isochronous transmission
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/40052High-speed IEEE 1394 serial bus
    • H04L12/40091Bus bridging
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40Network security protocols
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/403Bus networks with centralised control, e.g. polling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/324Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC

Abstract

In a node of a data communication system with a number of nodes, in which data communication system isochronous and asynchronous data is exchanged through a serial data bus structure, multiple link layer interface circuits are coupled to a single physical layer interface circuit. The physical layer interface circuit has an external port through which the physical layer interface circuit is connected to the serial bus structure. The physical layer interface circuit is coupled to the link layer interface circuits through bi-directional switches. A logic circuit controls the bi-directional switches and, in dependence of configuration information stored in configuration registers of the link layer interface circuits and its own programming, the logic circuit controls routing of isochronous and asynchronous data streams from the link layer interface circuits to the physical layer interface circuit, and from the physical layer interface circuit to the link layer interface circuits.
PCT/EP2000/009079 1999-09-27 2000-09-15 A multi link layer to single physical layer interface in a node of a data communication system WO2001024479A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2001527533A JP2003510974A (en) 1999-09-27 2000-09-15 Multi-link layer to single physical layer interface in data communication system node
KR1020017006642A KR20010080608A (en) 1999-09-27 2000-09-15 A multi link layer to single physical layer interface in a node of a data communication system
EP00964188A EP1145528A3 (en) 1999-09-27 2000-09-15 A multi link layer to single physical layer interface in a node of a data communication system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/406,649 1999-09-27
US09/406,649 US6754185B1 (en) 1999-09-27 1999-09-27 Multi link layer to single physical layer interface in a node of a data communication system

Publications (2)

Publication Number Publication Date
WO2001024479A2 WO2001024479A2 (en) 2001-04-05
WO2001024479A3 true WO2001024479A3 (en) 2001-11-01

Family

ID=23608892

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2000/009079 WO2001024479A2 (en) 1999-09-27 2000-09-15 A multi link layer to single physical layer interface in a node of a data communication system

Country Status (7)

Country Link
US (1) US6754185B1 (en)
EP (1) EP1145528A3 (en)
JP (1) JP2003510974A (en)
KR (1) KR20010080608A (en)
CN (1) CN1364264A (en)
MY (1) MY133605A (en)
WO (1) WO2001024479A2 (en)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1113626B1 (en) * 1999-12-30 2009-04-22 Sony Deutschland GmbH Interface link layer device to build a distributed network
US7002928B1 (en) * 2000-06-21 2006-02-21 Sony Corporation IEEE 1394-based protocol repeater
US7542474B2 (en) * 2001-02-26 2009-06-02 Sony Corporation Method of and apparatus for providing isochronous services over switched ethernet including a home network wall plate having a combined IEEE 1394 and ethernet modified hub
US8156528B2 (en) * 2001-03-22 2012-04-10 United Video Properties, Inc. Personal video recorder systems and methods
JP3664092B2 (en) * 2001-03-27 2005-06-22 松下電工株式会社 Inter-system interface of remote control system
US7177971B2 (en) * 2001-08-24 2007-02-13 Intel Corporation General input/output architecture, protocol and related methods to provide isochronous channels
US7295766B2 (en) * 2002-03-08 2007-11-13 Shining Technology, Inc. System and method for direct recording of audio, video and/or images for easy access and editing
GB2386804A (en) * 2002-03-22 2003-09-24 Motorola Inc Communications network node access switches
US7949777B2 (en) 2002-11-01 2011-05-24 Avid Technology, Inc. Communication protocol for controlling transfer of temporal data over a bus between devices in synchronization with a periodic reference signal
US7515606B2 (en) * 2003-12-26 2009-04-07 Electronics And Telecommunications Research Institute UWB-based wireless bridge
US7444558B2 (en) * 2003-12-31 2008-10-28 Intel Corporation Programmable measurement mode for a serial point to point link
JP3835459B2 (en) * 2004-03-09 2006-10-18 セイコーエプソン株式会社 Data transfer control device and electronic device
JP5073935B2 (en) * 2005-10-06 2012-11-14 オンセミコンダクター・トレーディング・リミテッド Serial data input system
US7756134B2 (en) * 2006-05-02 2010-07-13 Harris Corporation Systems and methods for close queuing to support quality of service
HUE030535T2 (en) 2006-06-27 2017-05-29 Waterfall Security Solutions Ltd Unidirectional secure links from and to a security engine
CN101222475B (en) * 2007-01-11 2011-09-21 财团法人工业技术研究院 Elastic exchanging interface structure and use method of node clamp
IL180748A (en) 2007-01-16 2013-03-24 Waterfall Security Solutions Ltd Secure archive
CN100471156C (en) * 2007-03-07 2009-03-18 今创集团有限公司 Data bus bridge and its working method
US8312189B2 (en) * 2008-02-14 2012-11-13 International Business Machines Corporation Processing of data to monitor input/output operations
US8973074B2 (en) 2010-04-22 2015-03-03 Samsung Electronics Co., Ltd. Method and system for isochronous communication in audio/video networks
US9003466B2 (en) 2010-04-22 2015-04-07 Samsung Electronics Co., Ltd. Method and system for isochronous data stream management in high speed audio/video networks
US20120151537A1 (en) * 2010-12-14 2012-06-14 Samsung Electronics Co., Ltd. Method and system for asynchronous and isochronous data transmission in a high speed video network
US9635037B2 (en) 2012-09-06 2017-04-25 Waterfall Security Solutions Ltd. Remote control of secure installations
US9507746B2 (en) 2012-10-22 2016-11-29 Intel Corporation Control messaging in multislot link layer flit
KR101772037B1 (en) * 2012-10-22 2017-08-28 인텔 코포레이션 High performance interconnect physical layer
US9419975B2 (en) * 2013-04-22 2016-08-16 Waterfall Security Solutions Ltd. Bi-directional communication over a one-way link
CN103412835B (en) * 2013-05-06 2015-12-23 北京江南天安科技有限公司 A kind of group synchronization universal serial bus method and system
US10846258B2 (en) * 2016-09-30 2020-11-24 Intel Corporation Voltage modulated control lane
CN106713094B (en) * 2016-12-26 2020-05-08 北京旋极信息技术股份有限公司 1394 data acquisition module

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997028504A1 (en) * 1996-02-02 1997-08-07 Sony Electronics, Inc. Application programming interface for data transfer and bus management over a bus structure
EP0932104A1 (en) * 1998-01-27 1999-07-28 Deutsche Thomson-Brandt Gmbh Method and apparatus for transferring bi-directionally data between an IEEE 1394 bus and a device
WO2000036517A2 (en) * 1998-12-18 2000-06-22 Cirrus Logic, Inc. Interface tap for 1394-enabled serial bus device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997028504A1 (en) * 1996-02-02 1997-08-07 Sony Electronics, Inc. Application programming interface for data transfer and bus management over a bus structure
EP0932104A1 (en) * 1998-01-27 1999-07-28 Deutsche Thomson-Brandt Gmbh Method and apparatus for transferring bi-directionally data between an IEEE 1394 bus and a device
WO2000036517A2 (en) * 1998-12-18 2000-06-22 Cirrus Logic, Inc. Interface tap for 1394-enabled serial bus device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
TEXAS INSTRUMENTS: "TSB12LV23 OHCI-Lynx PCI Based IEEE 1394 Host Controller", DATA MANUEL, April 1999 (1999-04-01), Internet, XP002167312, Retrieved from the Internet <URL:www.ti.com> [retrieved on 20010514] *
TEXAS INSTRUMENTS: "TSB12LV31 IEEE 1394-1995 General-Purpose Link Layer Controller", DATA MANUEL, September 1998 (1998-09-01), Internet, XP002167311, Retrieved from the Internet <URL:www.ti.com> [retrieved on 20010514] *

Also Published As

Publication number Publication date
JP2003510974A (en) 2003-03-18
EP1145528A2 (en) 2001-10-17
KR20010080608A (en) 2001-08-22
WO2001024479A2 (en) 2001-04-05
US6754185B1 (en) 2004-06-22
MY133605A (en) 2007-11-30
CN1364264A (en) 2002-08-14
EP1145528A3 (en) 2002-03-06

Similar Documents

Publication Publication Date Title
WO2001024479A3 (en) A multi link layer to single physical layer interface in a node of a data communication system
US8046510B2 (en) Physical layer device having a SERDES pass through mode
US4922244A (en) Queueing protocol
US8006024B2 (en) Multi-port system and method for routing a data element within an interconnection fabric
CA2446983A1 (en) Programmable logic device including programmable interface core and central processing unit
JP2004529581A5 (en)
KR860002762A (en) Self-routing switching system and its switching method
US6061345A (en) Crossbar routing switch for a hierarchical crossbar interconnection network
WO2002021693A3 (en) Field programmable gate array and microcontroller system-on-a-chip
EP0174998A1 (en) Multiplexed interconnection of packet switching node packages.
WO2002065700A3 (en) An interconnection system
US6847617B2 (en) Systems for interchip communication
US9344385B2 (en) Asynchronous pipelined interconnect architecture with fanout support
KR100297213B1 (en) Programmable data port for atm memory
DE60112940D1 (en) Fail-safe network switch
EP1357709B1 (en) A physical layer device having a serdes pass through mode
US8959251B2 (en) Implementation of switches in a communication network
US20040136381A1 (en) Hybrid data bus for achieving deterministic performance for non-deterministic network bus type interfaces
KR100248546B1 (en) Multiplexer and demultiplexer circuit for ali-25c chip
US6041348A (en) N-port algorithm for disabling a node within a network during reset
RU2177674C2 (en) Data transmission system
US7197032B1 (en) Switch architecture using multiple crossbars
JP2003501771A (en) IEEE 1394 cable connector with short circuit switch
KR100464018B1 (en) Intelligent pbx system for variable network and switching capacity
WO2005036789A1 (en) Method of optimizing a network

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 00803216.5

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 2000964188

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2001 527533

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1020017006642

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1020017006642

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2000964188

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWG Wipo information: grant in national office

Ref document number: 1020017006642

Country of ref document: KR

WWR Wipo information: refused in national office

Ref document number: 2000964188

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2000964188

Country of ref document: EP