WO2001065680A3 - Architecture for intermediate frequency decoder - Google Patents

Architecture for intermediate frequency decoder Download PDF

Info

Publication number
WO2001065680A3
WO2001065680A3 PCT/US2001/040238 US0140238W WO0165680A3 WO 2001065680 A3 WO2001065680 A3 WO 2001065680A3 US 0140238 W US0140238 W US 0140238W WO 0165680 A3 WO0165680 A3 WO 0165680A3
Authority
WO
WIPO (PCT)
Prior art keywords
decoder
signal
analog
architecture
intermediate frequency
Prior art date
Application number
PCT/US2001/040238
Other languages
French (fr)
Other versions
WO2001065680A2 (en
Inventor
Dean Painchaud
Lawrence J Wachter
Original Assignee
Adc Telecommunications Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Adc Telecommunications Inc filed Critical Adc Telecommunications Inc
Priority to AU2001255803A priority Critical patent/AU2001255803A1/en
Publication of WO2001065680A2 publication Critical patent/WO2001065680A2/en
Publication of WO2001065680A3 publication Critical patent/WO2001065680A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
    • H03D7/16—Multiple-frequency-changing
    • H03D7/161—Multiple-frequency-changing all the frequency changers being connected in cascade
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
    • H03D9/00—Demodulation or transference of modulation of modulated electromagnetic waves

Abstract

A decoder. The decoder includes interpolation circuitry that receives the digital signal and interpolates the digital signal to produce an interpolated digital signal. Additionally, the decoder includes a D/A converter that is coupled to the interpolation circuitry. The D/A converter receives the interpolated digital signal and converts such a signal to an analog signal. The decoder also includes an analog mixer coupled to the D/A converter. The analog mixer receives the analog signal and upconverts the analog signal.
PCT/US2001/040238 2000-03-02 2001-03-02 Architecture for intermediate frequency decoder WO2001065680A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001255803A AU2001255803A1 (en) 2000-03-02 2001-03-02 Architecture for intermediate frequency decoder

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US51703900A 2000-03-02 2000-03-02
US09/517,039 2000-03-02

Publications (2)

Publication Number Publication Date
WO2001065680A2 WO2001065680A2 (en) 2001-09-07
WO2001065680A3 true WO2001065680A3 (en) 2003-03-13

Family

ID=24058128

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/040238 WO2001065680A2 (en) 2000-03-02 2001-03-02 Architecture for intermediate frequency decoder

Country Status (2)

Country Link
AU (1) AU2001255803A1 (en)
WO (1) WO2001065680A2 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0360178A2 (en) * 1988-09-23 1990-03-28 HUGHES NETWORK SYSTEMS, INC. (a Delaware Corporation) Transmitter circuit for efficiently transmitting communication traffic via phase modulated carrier signals
US5101418A (en) * 1986-08-07 1992-03-31 International Mobile Machines Corporation Digital time-multiplexed quadrature frequency upconverter
US5490172A (en) * 1994-07-05 1996-02-06 Airnet Communications Corporation Reducing peak-to-average variance of a composite transmitted signal via out-of-band artifact signaling
EP0817369A2 (en) * 1996-06-25 1998-01-07 Harris Corporation Method of up-converting and up-converter with pre-compensation filter
US5732333A (en) * 1996-02-14 1998-03-24 Glenayre Electronics, Inc. Linear transmitter using predistortion
US6031431A (en) * 1997-11-07 2000-02-29 Hitachi America, Ltd. Methods and apparatus for implementing modulators and programmable filters

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5101418A (en) * 1986-08-07 1992-03-31 International Mobile Machines Corporation Digital time-multiplexed quadrature frequency upconverter
EP0360178A2 (en) * 1988-09-23 1990-03-28 HUGHES NETWORK SYSTEMS, INC. (a Delaware Corporation) Transmitter circuit for efficiently transmitting communication traffic via phase modulated carrier signals
US5490172A (en) * 1994-07-05 1996-02-06 Airnet Communications Corporation Reducing peak-to-average variance of a composite transmitted signal via out-of-band artifact signaling
US5732333A (en) * 1996-02-14 1998-03-24 Glenayre Electronics, Inc. Linear transmitter using predistortion
EP0817369A2 (en) * 1996-06-25 1998-01-07 Harris Corporation Method of up-converting and up-converter with pre-compensation filter
US6031431A (en) * 1997-11-07 2000-02-29 Hitachi America, Ltd. Methods and apparatus for implementing modulators and programmable filters

Also Published As

Publication number Publication date
AU2001255803A1 (en) 2001-09-12
WO2001065680A2 (en) 2001-09-07

Similar Documents

Publication Publication Date Title
WO2001065845A3 (en) Architecture for intermediate frequency encoder
AU2002224012A1 (en) Analog to digital converter
TW200608787A (en) Television receiver for digital and analog television signals
AU2001243296A1 (en) Digital cancellation of d/a converter noise in pipelined a/d converters
AU2003238771A1 (en) Predictive interpolation of a video signal
WO1999004555A3 (en) Color sample interpolation
AU5868500A (en) Home digital assistant
WO2000007301A3 (en) Hardware-efficient transceiver with delta-sigma digital-to-analog converter
WO1999008389A3 (en) A digital communication device and a mixer
WO2007014083A3 (en) Phase interpolation
WO2006044111A3 (en) Circuit and method for interpolative delay
WO2000046926A3 (en) Direct conversion delta-sigma receiver
AU4841800A (en) Transformation of digital images
AU2001260460A1 (en) Speech synthesis from interpolated voices
GB2334845B (en) Method for making look-up tables for video format conversion and scan format converter using the look-up tables
WO1999056427A3 (en) Sample rate converter using polynomial interpolation
WO1999056446A3 (en) Video rate d/a converter with sigma-delta modulator
WO2002013534A3 (en) Low cost vsb encoder and rf modulator for supplying a substantially 6 mhz vsb signal to digital television receiver
EP1069693A3 (en) Noise reduction apparatus and audio output apparatus
MY125215A (en) Filter for digital to analog converters
WO2001065680A3 (en) Architecture for intermediate frequency decoder
CA2257047A1 (en) Auto audio/video output circuit with multiple audio/video inputs
EP1133192A3 (en) Dual-bar audio level meter for digital audio with dynamic range control
AU2002356923A1 (en) Position location using_digital tv signals
WO1997009788A3 (en) A/d conversion with folding and interpolation

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP