WO2001075635A3 - Dsp execution unit for efficient alternate modes of operation - Google Patents

Dsp execution unit for efficient alternate modes of operation Download PDF

Info

Publication number
WO2001075635A3
WO2001075635A3 PCT/US2001/010602 US0110602W WO0175635A3 WO 2001075635 A3 WO2001075635 A3 WO 2001075635A3 US 0110602 W US0110602 W US 0110602W WO 0175635 A3 WO0175635 A3 WO 0175635A3
Authority
WO
WIPO (PCT)
Prior art keywords
execution unit
bit data
alternate modes
dsp
dsp execution
Prior art date
Application number
PCT/US2001/010602
Other languages
French (fr)
Other versions
WO2001075635A9 (en
WO2001075635A2 (en
Inventor
Bradley C Aldrich
Jose Fridman
Paul Meyer
Original Assignee
Intel Corp
Analog Devices Inc
Bradley C Aldrich
Jose Fridman
Paul Meyer
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp, Analog Devices Inc, Bradley C Aldrich, Jose Fridman, Paul Meyer filed Critical Intel Corp
Priority to AU2001251227A priority Critical patent/AU2001251227A1/en
Priority to EP01924581A priority patent/EP1402394A2/en
Publication of WO2001075635A2 publication Critical patent/WO2001075635A2/en
Publication of WO2001075635A9 publication Critical patent/WO2001075635A9/en
Publication of WO2001075635A3 publication Critical patent/WO2001075635A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7842—Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers)
    • G06F15/7857—Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers) using interleaved memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3812—Devices capable of handling different types of numbers
    • G06F2207/382—Reconfigurable for different fixed word lengths
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3828—Multigauge devices, i.e. capable of handling packed numbers without unpacking them

Abstract

In one embodiment, a digital signal processor (DSP) processes both n-bit data and (n/2)-bit data. The DSP includes multiples processing paths. A first processing path processes n-bit data. A second processing path processes (n/2)-bit data. The multiple processing paths may be established using multiple components or may share components. When the processing paths share components, only one of the processing paths may be used at a time.
PCT/US2001/010602 2000-03-31 2001-04-02 Dsp execution unit for efficient alternate modes of operation WO2001075635A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2001251227A AU2001251227A1 (en) 2000-03-31 2001-04-02 Dsp execution unit for efficient alternate modes of operation
EP01924581A EP1402394A2 (en) 2000-03-31 2001-04-02 Dsp execution unit for efficient alternate modes of operation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/541,116 2000-03-31
US09/541,116 US6725360B1 (en) 2000-03-31 2000-03-31 Selectively processing different size data in multiplier and ALU paths in parallel

Publications (3)

Publication Number Publication Date
WO2001075635A2 WO2001075635A2 (en) 2001-10-11
WO2001075635A9 WO2001075635A9 (en) 2002-12-19
WO2001075635A3 true WO2001075635A3 (en) 2003-12-31

Family

ID=24158236

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/010602 WO2001075635A2 (en) 2000-03-31 2001-04-02 Dsp execution unit for efficient alternate modes of operation

Country Status (6)

Country Link
US (2) US6725360B1 (en)
EP (2) EP2296093A3 (en)
CN (1) CN100461152C (en)
AU (1) AU2001251227A1 (en)
TW (1) TW552523B (en)
WO (1) WO2001075635A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040193668A1 (en) * 2003-03-31 2004-09-30 Patrick Devaney Virtual double width accumulators for vector processing
JP4690115B2 (en) * 2005-05-31 2011-06-01 株式会社リコー Control apparatus and image processing apparatus
US8549055B2 (en) * 2009-03-03 2013-10-01 Altera Corporation Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry
US8805916B2 (en) * 2009-03-03 2014-08-12 Altera Corporation Digital signal processing circuitry with redundancy and bidirectional data paths
US11036512B2 (en) * 2019-09-23 2021-06-15 Microsoft Technology Licensing, Llc Systems and methods for processing instructions having wide immediate operands

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0654733A1 (en) * 1993-11-23 1995-05-24 Hewlett-Packard Company Parallel data processing in a single processor
US5432728A (en) * 1992-07-03 1995-07-11 Sgs-Thomson Microelectronics S.A. Process for performing numerical computations, and arithmetic unit for implementing this process
US5517436A (en) * 1994-06-07 1996-05-14 Andreas; David C. Digital signal processor for audio applications
WO1998032071A2 (en) * 1997-01-21 1998-07-23 Infinite Technology Corp. Processor with reconfigurable arithmetic data path
WO1999031601A1 (en) * 1997-12-16 1999-06-24 S3 Incorporated Processor having multiple datapath instances
US5933797A (en) * 1997-02-28 1999-08-03 Telefonaktiebolaget Lm Ericsson (Publ) Adaptive dual filter echo cancellation

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4161784A (en) * 1978-01-05 1979-07-17 Honeywell Information Systems, Inc. Microprogrammable floating point arithmetic unit capable of performing arithmetic operations on long and short operands
US4748585A (en) * 1985-12-26 1988-05-31 Chiarulli Donald M Processor utilizing reconfigurable process segments to accomodate data word length
US4953119A (en) * 1989-01-27 1990-08-28 Hughes Aircraft Company Multiplier circuit with selectively interconnected pipelined multipliers for selectively multiplication of fixed and floating point numbers
JPH0877002A (en) * 1994-08-31 1996-03-22 Sony Corp Parallel processor device
US5717923A (en) 1994-11-03 1998-02-10 Intel Corporation Method and apparatus for dynamically customizing electronic information to individual end users
US6643765B1 (en) * 1995-08-16 2003-11-04 Microunity Systems Engineering, Inc. Programmable processor with group floating point operations
US6092094A (en) * 1996-04-17 2000-07-18 Advanced Micro Devices, Inc. Execute unit configured to selectably interpret an operand as multiple operands or as a single operand
US6418527B1 (en) * 1998-10-13 2002-07-09 Motorola, Inc. Data processor instruction system for grouping instructions with or without a common prefix and data processing system that uses two or more instruction grouping methods
US6370630B1 (en) * 1999-03-19 2002-04-09 Ati International Srl Method and apparatus for controlling data flow in a data processor
KR100325430B1 (en) * 1999-10-11 2002-02-25 윤종용 Data processing apparatus and method for performing different word-length arithmetic operations

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5432728A (en) * 1992-07-03 1995-07-11 Sgs-Thomson Microelectronics S.A. Process for performing numerical computations, and arithmetic unit for implementing this process
EP0654733A1 (en) * 1993-11-23 1995-05-24 Hewlett-Packard Company Parallel data processing in a single processor
US5517436A (en) * 1994-06-07 1996-05-14 Andreas; David C. Digital signal processor for audio applications
WO1998032071A2 (en) * 1997-01-21 1998-07-23 Infinite Technology Corp. Processor with reconfigurable arithmetic data path
US5933797A (en) * 1997-02-28 1999-08-03 Telefonaktiebolaget Lm Ericsson (Publ) Adaptive dual filter echo cancellation
WO1999031601A1 (en) * 1997-12-16 1999-06-24 S3 Incorporated Processor having multiple datapath instances

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
BERMAK A ET AL: "HIGH-DENSITY 16/8/4-BIT CONFIGURABLE MULTIPLIER", IEE PROCEEDINGS: CIRCUITS DEVICES AND SYSTEMS, INSTITUTION OF ELECTRICAL ENGINEERS, STENVENAGE, GB, vol. 144, no. 5, 1 October 1997 (1997-10-01), pages 272 - 276, XP000750777, ISSN: 1350-2409 *
JOON SEOK KIM ET AL: "4-WAY SUPERSCALAR DSP PROCESSOR FOR AUDIO CODEC APPLICATIONS", PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING. ICASSP '98. SEATTLE, WA, MAY 12 - 15, 1998, IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, NEW YORK, NY: IEEE, US, vol. 5 CONF. 23, 12 May 1998 (1998-05-12), pages 3117 - 3120, XP000894980, ISBN: 0-7803-4429-4 *
SINGH H P ET AL: "GAAS LOW-POWER INTEGRATED CIRCUITS FOR A HIGH-SPEED DIGITAL SIGNAL PROCESSOR", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 36, no. 2, 1 February 1989 (1989-02-01), pages 240 - 249, XP000118266, ISSN: 0018-9383 *

Also Published As

Publication number Publication date
CN1973283A (en) 2007-05-30
EP1402394A2 (en) 2004-03-31
EP2296093A2 (en) 2011-03-16
TW552523B (en) 2003-09-11
US6725360B1 (en) 2004-04-20
US7047271B2 (en) 2006-05-16
US20040199558A1 (en) 2004-10-07
EP2296093A3 (en) 2011-12-14
CN100461152C (en) 2009-02-11
AU2001251227A1 (en) 2001-10-15
WO2001075635A9 (en) 2002-12-19
WO2001075635A2 (en) 2001-10-11

Similar Documents

Publication Publication Date Title
WO2003073580A3 (en) Processing system for a power distribution system
HK1046180A1 (en) Memory shared between processing threads.
AU2001283408A1 (en) Method and apparatus for flexible data types
WO2001097007A3 (en) Math coprocessor
WO2005019983A3 (en) Method and system of providing customizable buttons
EP1302848A3 (en) A microprocessor having a multiply operation
AU2002232376A1 (en) Transcoder-multiplexer (transmux) software architecture
AU8177598A (en) An integrated processor and programmable data path chip for reconfigurable comp uting
SG86323A1 (en) Semiconductor integrated circuit, computer system data processor and data processing method
AU1678400A (en) Computer input device
AU2001264196A1 (en) Dual processor trusted computing environment
AU2003289595A1 (en) Arithmetic node including general digital signal processing functions for an adaptive computing machine
WO2005013039A3 (en) Prefetch control in a data processing system
WO2002005074A3 (en) Cryptographic services in a distributed application
WO2003081454A3 (en) Method and device for data processing
WO2001075635A3 (en) Dsp execution unit for efficient alternate modes of operation
DE60239832D1 (en) USER PRIORITY MODE
WO2000072112A3 (en) Obfuscation of executable code
WO2005104716A8 (en) Digital music stand
AU2003302114A1 (en) Digital signal processing method, processor thereof, program thereof, and recording medium containing the program
MXPA03011905A (en) Rinse-aid composition containing a bio-polypeptide.
AU1962401A (en) Power management method for a computer system having a hub interface architecture
GB9828686D0 (en) Data processing with distributed messaging problem determination
HK1035064A1 (en) Data sensing circuit, sense amplifier and the operating method thereof.
USD424628S (en) Symbol indicator for a gaming device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 018076920

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2001924581

Country of ref document: EP

AK Designated states

Kind code of ref document: C2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: C2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

COP Corrected version of pamphlet

Free format text: PAGES 1/5-5/5, DRAWINGS, REPLACED BY NEW PAGES 1/5-5/5; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

WWP Wipo information: published in national office

Ref document number: 2001924581

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP