WO2001075895A3 - Elimination of precharge operation in synchronous flash memory - Google Patents

Elimination of precharge operation in synchronous flash memory Download PDF

Info

Publication number
WO2001075895A3
WO2001075895A3 PCT/US2001/010038 US0110038W WO0175895A3 WO 2001075895 A3 WO2001075895 A3 WO 2001075895A3 US 0110038 W US0110038 W US 0110038W WO 0175895 A3 WO0175895 A3 WO 0175895A3
Authority
WO
WIPO (PCT)
Prior art keywords
flash memory
elimination
synchronous flash
precharge operation
memory
Prior art date
Application number
PCT/US2001/010038
Other languages
French (fr)
Other versions
WO2001075895A2 (en
Inventor
Frankie F Roohparvar
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to JP2001573487A priority Critical patent/JP3773846B2/en
Priority to EP01920861A priority patent/EP1269472A2/en
Priority to DE1269472T priority patent/DE1269472T1/en
Priority to AU2001247871A priority patent/AU2001247871A1/en
Publication of WO2001075895A2 publication Critical patent/WO2001075895A2/en
Publication of WO2001075895A3 publication Critical patent/WO2001075895A3/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1615—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using a concurrent pipeline structrure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1694—Configuration of memory controller to different memory types
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/32—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045—Read-write mode select circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/105—Aspects related to pads, pins or terminals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2281—Timing of a read operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/229—Timing of a write operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
    • G11C2216/22—Nonvolatile memory in which reading can be carried out from one memory bank or array whilst a word or sector in another bank or array is being erased or programmed simultaneously

Abstract

A synchronous flash memory includes an array of non-volatile memory cells. The memory device has a package configuration that is compatible with an SDRAM. In one embodiment, the synchronous memory device comprises an array of memory cells arranged in rows and columns. A clock connection is provided to receive an externally provided clock signal. The memory does not require a precharge time period during a time period between the first and second externally provided active commands.
PCT/US2001/010038 2000-03-30 2001-03-30 Elimination of precharge operation in synchronous flash memory WO2001075895A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2001573487A JP3773846B2 (en) 2000-03-30 2001-03-30 Synchronous flash memory that eliminates the need for precharge processing
EP01920861A EP1269472A2 (en) 2000-03-30 2001-03-30 Elimination of precharge operation in synchronous flash memory
DE1269472T DE1269472T1 (en) 2000-03-30 2001-03-30 SAVING THE PRECHARGE STEP IN A SYNCHRONOUS FLASH MEMORY
AU2001247871A AU2001247871A1 (en) 2000-03-30 2001-03-30 Elimination of precharge operation in synchronous flash memory

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US19350600P 2000-03-30 2000-03-30
US60/193,506 2000-03-30
US09/568,935 2000-05-11
US09/568,935 US6314049B1 (en) 2000-03-30 2000-05-11 Elimination of precharge operation in synchronous flash memory

Publications (2)

Publication Number Publication Date
WO2001075895A2 WO2001075895A2 (en) 2001-10-11
WO2001075895A3 true WO2001075895A3 (en) 2002-03-21

Family

ID=26889062

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/010038 WO2001075895A2 (en) 2000-03-30 2001-03-30 Elimination of precharge operation in synchronous flash memory

Country Status (7)

Country Link
US (2) US6314049B1 (en)
EP (1) EP1269472A2 (en)
JP (1) JP3773846B2 (en)
KR (1) KR100438635B1 (en)
AU (1) AU2001247871A1 (en)
DE (1) DE1269472T1 (en)
WO (1) WO2001075895A2 (en)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7073014B1 (en) * 2000-07-28 2006-07-04 Micron Technology, Inc. Synchronous non-volatile memory system
US6621761B2 (en) * 2000-05-31 2003-09-16 Advanced Micro Devices, Inc. Burst architecture for a flash memory
US20020132617A1 (en) * 2001-01-05 2002-09-19 Nuss Randall S. Method and apparatus for providing virtual frequency identifiers for internet radio
JP4569915B2 (en) * 2000-08-11 2010-10-27 エルピーダメモリ株式会社 Semiconductor memory device
US6580659B1 (en) * 2000-08-25 2003-06-17 Micron Technology, Inc. Burst read addressing in a non-volatile memory device
US6865702B2 (en) * 2001-04-09 2005-03-08 Micron Technology, Inc. Synchronous flash memory with test code input
JP4109841B2 (en) * 2001-06-19 2008-07-02 株式会社東芝 Semiconductor integrated circuit device and semiconductor equipment system
US6560161B1 (en) * 2001-08-30 2003-05-06 Micron Technology, Inc. Synchronous flash memory command sequence
US6870770B2 (en) * 2001-12-12 2005-03-22 Micron Technology, Inc. Method and architecture to calibrate read operations in synchronous flash memory
US6671212B2 (en) * 2002-02-08 2003-12-30 Ati Technologies Inc. Method and apparatus for data inversion in memory device
US6721227B2 (en) * 2002-02-11 2004-04-13 Micron Technology, Inc. User selectable banks for DRAM
US7035753B2 (en) * 2002-03-20 2006-04-25 Infineon Technologies Ag Method and apparatus for placing an integrated circuit into a default mode of operation
US7251711B2 (en) 2002-05-28 2007-07-31 Micron Technology, Inc. Apparatus and methods having a command sequence
US6751139B2 (en) 2002-05-29 2004-06-15 Micron Technology, Inc. Integrated circuit reset circuitry
US7007133B2 (en) * 2002-05-29 2006-02-28 Micron Technology, Inc. Synchronous memory open page register
KR100464034B1 (en) * 2002-07-19 2005-01-03 엘지전자 주식회사 Method for clock synchronizing
JP4111789B2 (en) 2002-09-13 2008-07-02 富士通株式会社 Semiconductor memory device control method and semiconductor memory device
JP2004185686A (en) 2002-11-29 2004-07-02 Toshiba Corp Semiconductor storage device
US6870774B2 (en) * 2002-12-10 2005-03-22 Micron, Technology, Inc. Flash memory architecture for optimizing performance of memory having multi-level memory cells
WO2006011216A1 (en) * 2004-07-29 2006-02-02 Spansion Llc Method for setting information in non-volatile storage device, non-volatile storage device, and system using the same
US20060095622A1 (en) * 2004-10-28 2006-05-04 Spansion, Llc System and method for improved memory performance in a mobile device
US7336558B2 (en) * 2004-11-02 2008-02-26 Samsung Electronics Co., Ltd. Semiconductor memory device with reduced number of pads
US20060143330A1 (en) * 2004-12-23 2006-06-29 Oliver Kiehl Method for data transmit burst length control
US7512507B2 (en) * 2006-03-23 2009-03-31 Micron Technology, Inc. Die based trimming
KR101019443B1 (en) * 2006-03-31 2011-03-07 후지쯔 가부시끼가이샤 Memory apparatus, error correction supporting method thereof, computer readable recording medium having supporting program thereof recorded, memory card, circuit board and electronic device
EP2003568B1 (en) * 2006-03-31 2012-02-22 Fujitsu Limited Memory device, control method for the same, control program for the same, memory card, circuit board and electronic equipment
JPWO2007116483A1 (en) * 2006-03-31 2009-08-20 富士通株式会社 MEMORY DEVICE, ITS CONTROL METHOD, CONTROL PROGRAM, MEMORY CARD, CIRCUIT BOARD AND ELECTRONIC DEVICE
US7849302B2 (en) 2006-04-10 2010-12-07 Apple Inc. Direct boot arrangement using a NAND flash memory
US7292487B1 (en) * 2006-05-10 2007-11-06 Micron Technology, Inc. Independent polling for multi-page programming
CN101542629B (en) * 2006-07-07 2014-02-26 S.阿夸半导体有限公司 Memories and computing system
KR101364443B1 (en) * 2007-01-31 2014-02-17 삼성전자주식회사 Memory system, memory controller and memory for the same, and method of constructing signal of the same
US7729191B2 (en) 2007-09-06 2010-06-01 Micron Technology, Inc. Memory device command decoding system and memory device and processor-based system using same
JP2012203919A (en) 2011-03-23 2012-10-22 Toshiba Corp Semiconductor memory device and control method therefor
KR20130032505A (en) * 2011-09-23 2013-04-02 에스케이하이닉스 주식회사 Semiconductor system
US9740485B2 (en) 2012-10-26 2017-08-22 Micron Technology, Inc. Apparatuses and methods for memory operations having variable latencies
US9754648B2 (en) 2012-10-26 2017-09-05 Micron Technology, Inc. Apparatuses and methods for memory operations having variable latencies
US9734097B2 (en) * 2013-03-15 2017-08-15 Micron Technology, Inc. Apparatuses and methods for variable latency memory operations
US9727493B2 (en) 2013-08-14 2017-08-08 Micron Technology, Inc. Apparatuses and methods for providing data to a configurable storage area
US10365835B2 (en) 2014-05-28 2019-07-30 Micron Technology, Inc. Apparatuses and methods for performing write count threshold wear leveling operations
KR20180049502A (en) 2016-11-03 2018-05-11 삼성전자주식회사 Semiconductor memory devices and methods of operating semiconductor memory devices
US11581053B2 (en) 2020-08-06 2023-02-14 Micron Technology, Inc. Memory device test mode access

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745428A (en) * 1995-07-14 1998-04-28 Cirrus Logic, Inc. Pipelined address memories, and systems and methods using the same
US6031770A (en) * 1997-08-22 2000-02-29 Micron Technology, Inc. Synchronous memory with programmable read latency

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960003526B1 (en) 1992-10-02 1996-03-14 삼성전자주식회사 Semiconductor memory device
KR940006094B1 (en) 1989-08-17 1994-07-06 삼성전자 주식회사 Nonvolatile semiconductor memory device and fabricating method thereof
JP3319105B2 (en) 1993-12-15 2002-08-26 富士通株式会社 Synchronous memory
FR2714202B1 (en) * 1993-12-22 1996-01-12 Sgs Thomson Microelectronics Integrated circuit memory with improved read time.
US5696917A (en) * 1994-06-03 1997-12-09 Intel Corporation Method and apparatus for performing burst read operations in an asynchronous nonvolatile memory
DE69513113T2 (en) * 1994-08-31 2000-06-21 Motorola Inc Synchronous memory access method
US5661054A (en) 1995-05-19 1997-08-26 Micron Technology, Inc. Method of forming a non-volatile memory array
US5600605A (en) 1995-06-07 1997-02-04 Micron Technology, Inc. Auto-activate on synchronous dynamic random access memory
US5666321A (en) 1995-09-01 1997-09-09 Micron Technology, Inc. Synchronous DRAM memory with asynchronous column decode
US5748551A (en) * 1995-12-29 1998-05-05 Micron Technology, Inc. Memory device with multiple internal banks and staggered command execution
US5787457A (en) 1996-10-18 1998-07-28 International Business Machines Corporation Cached synchronous DRAM architecture allowing concurrent DRAM operations
US5974514A (en) 1996-11-12 1999-10-26 Hewlett-Packard Controlling SDRAM memory by using truncated burst read-modify-write memory operations
US5825710A (en) 1997-02-26 1998-10-20 Powerchip Semiconductor Corp. Synchronous semiconductor memory device
US6141247A (en) 1997-10-24 2000-10-31 Micron Technology, Inc. Non-volatile data storage unit and method of controlling same
US5889714A (en) 1997-11-03 1999-03-30 Digital Equipment Corporation Adaptive precharge management for synchronous DRAM

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745428A (en) * 1995-07-14 1998-04-28 Cirrus Logic, Inc. Pipelined address memories, and systems and methods using the same
US6031770A (en) * 1997-08-22 2000-02-29 Micron Technology, Inc. Synchronous memory with programmable read latency

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1269472A2 *

Also Published As

Publication number Publication date
DE1269472T1 (en) 2003-08-14
KR100438635B1 (en) 2004-07-02
KR20020087113A (en) 2002-11-21
US6496444B2 (en) 2002-12-17
US6314049B1 (en) 2001-11-06
JP2003529882A (en) 2003-10-07
JP3773846B2 (en) 2006-05-10
EP1269472A2 (en) 2003-01-02
US20020006074A1 (en) 2002-01-17
AU2001247871A1 (en) 2001-10-15
WO2001075895A2 (en) 2001-10-11

Similar Documents

Publication Publication Date Title
WO2001075895A3 (en) Elimination of precharge operation in synchronous flash memory
AU2001277210A1 (en) Synchronous flash memory with status burst output
EP1406268A3 (en) Integrated circuit device with automatic internal command function
TW363165B (en) Multibyte operations for a flash memory
TW357460B (en) Self-refresh mode semiconductor synchronous dynamic random access memory device (SDRAM device)
ATE205013T1 (en) SELF-ACTIVATION ON SYNCHRONOUS DYNAMIC RAM MEMORY
WO2007111709A3 (en) Pseudo-dual port memory having a clock for each port
AU9035701A (en) A method for performing write and read operations in a passive matrix memory, and apparatus for performing the method
EP1460638A3 (en) Semiconductor memory device with shift register-based refresh address generation circuit
AU2003269817A1 (en) High density semiconductor memory cell and memory array using a single transistor
TWI320571B (en) Dynamic nonvolatile random access memory ne transistor cell and random access memory array
GB2248518B (en) A method for fabricating a non-volatile semiconductor memory device having storage cell array and peripheral circuit,and a structure thereof
JPS648593A (en) Semiconductor storage device
WO2004001762A1 (en) Semiconductor memory
WO2006121874A3 (en) Memory device and method having a data bypass path to allow rapid testing and calibration
WO2007033357A3 (en) Semiconductor memory with reset function
WO2002103522A3 (en) System and method for built in self repair of memories using speed stress test
WO2003009304A3 (en) Duty-cycle-efficient sram cell test
WO2001065566A3 (en) Selective erasure of a non-volatile memory cell of a flash memory device
KR940026955A (en) Semiconductor device using boost signal
TW342474B (en) Semiconductor IC device
WO2001065567A3 (en) Selective erasure of a non-volatile memory cell of a flash memory device
WO2001075898A3 (en) Interface command architecture for synchronous flash memory
WO2001093273A3 (en) Semiconductor memory with programmable bitline multiplexers
KR960032487A (en) Semiconductor storage device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2001 573487

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 1020027013094

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2001920861

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020027013094

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2001920861

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1020027013094

Country of ref document: KR