WO2003096423A1 - Dispositif de stockage a semi-conducteurs et procede de production de celui-ci - Google Patents

Dispositif de stockage a semi-conducteurs et procede de production de celui-ci Download PDF

Info

Publication number
WO2003096423A1
WO2003096423A1 PCT/JP2003/005953 JP0305953W WO03096423A1 WO 2003096423 A1 WO2003096423 A1 WO 2003096423A1 JP 0305953 W JP0305953 W JP 0305953W WO 03096423 A1 WO03096423 A1 WO 03096423A1
Authority
WO
WIPO (PCT)
Prior art keywords
magnetic elements
upper wiring
storage device
production method
magnetic
Prior art date
Application number
PCT/JP2003/005953
Other languages
English (en)
French (fr)
Inventor
Yuukoh Katoh
Original Assignee
Nec Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nec Corporation filed Critical Nec Corporation
Priority to AU2003231461A priority Critical patent/AU2003231461A1/en
Priority to US10/514,126 priority patent/US7723827B2/en
Publication of WO2003096423A1 publication Critical patent/WO2003096423A1/ja

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/14Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates
    • H01F41/30Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE]
    • H01F41/302Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H01F41/303Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for applying magnetic films to substrates for applying nanostructures, e.g. by molecular beam epitaxy [MBE] for applying spin-exchange-coupled multilayers, e.g. nanostructured superlattices with exchange coupling adjustment of magnetic film pairs, e.g. interface modifications by reduction, oxidation
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y25/00Nanomagnetism, e.g. magnetoimpedance, anisotropic magnetoresistance, giant magnetoresistance or tunneling magnetoresistance
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B61/00Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
    • H10B61/20Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
    • H10B61/22Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F10/00Thin magnetic films, e.g. of one-domain structure
    • H01F10/32Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
    • H01F10/324Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer
    • H01F10/3254Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer the spacer being semiconducting or insulating, e.g. for spin tunnel junction [STJ]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/10Magnetoresistive devices
PCT/JP2003/005953 2002-05-13 2003-05-13 Dispositif de stockage a semi-conducteurs et procede de production de celui-ci WO2003096423A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2003231461A AU2003231461A1 (en) 2002-05-13 2003-05-13 Semiconductor storage device and production method therefor
US10/514,126 US7723827B2 (en) 2002-05-13 2003-05-13 Semiconductor storage device and production method therefor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002-136484 2002-05-13
JP2002136484 2002-05-13

Publications (1)

Publication Number Publication Date
WO2003096423A1 true WO2003096423A1 (fr) 2003-11-20

Family

ID=29416790

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2003/005953 WO2003096423A1 (fr) 2002-05-13 2003-05-13 Dispositif de stockage a semi-conducteurs et procede de production de celui-ci

Country Status (3)

Country Link
US (1) US7723827B2 (ja)
AU (1) AU2003231461A1 (ja)
WO (1) WO2003096423A1 (ja)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005285971A (ja) * 2004-03-29 2005-10-13 Nec Electronics Corp 半導体装置
DE102005040612A1 (de) * 2005-08-27 2007-03-01 Behr Gmbh & Co. Kg Abgaswärmeübertrager
US7880249B2 (en) 2005-11-30 2011-02-01 Magic Technologies, Inc. Spacer structure in MRAM cell and method of its fabrication
KR100846510B1 (ko) * 2006-12-22 2008-07-17 삼성전자주식회사 자구벽 이동을 이용한 정보 저장 장치 및 그 제조방법
US7952906B2 (en) * 2006-12-22 2011-05-31 Samsung Electronics Co., Ltd. Information storage devices using magnetic domain wall movement and methods of manufacturing the same
KR101323716B1 (ko) * 2007-01-03 2013-10-30 삼성전자주식회사 자구벽 이동을 이용한 정보 저장 장치 및 그 동작방법
JP2011166015A (ja) * 2010-02-12 2011-08-25 Renesas Electronics Corp 半導体装置および半導体装置の製造方法
TWI445225B (zh) * 2011-11-07 2014-07-11 Voltafield Technology Corp 磁阻元件結構形成方法
US9123879B2 (en) 2013-09-09 2015-09-01 Masahiko Nakayama Magnetoresistive element and method of manufacturing the same
KR102152145B1 (ko) * 2013-09-09 2020-09-07 삼성전자주식회사 자기 기억 소자 및 그 제조 방법
US9368717B2 (en) 2013-09-10 2016-06-14 Kabushiki Kaisha Toshiba Magnetoresistive element and method for manufacturing the same
US9385304B2 (en) 2013-09-10 2016-07-05 Kabushiki Kaisha Toshiba Magnetic memory and method of manufacturing the same
US9231196B2 (en) 2013-09-10 2016-01-05 Kuniaki SUGIURA Magnetoresistive element and method of manufacturing the same
KR102264601B1 (ko) * 2014-07-21 2021-06-14 삼성전자주식회사 자기 메모리 소자 및 이의 제조 방법
US9595467B2 (en) * 2014-11-14 2017-03-14 Applied Materials, Inc. Air gap formation in interconnection structure by implantation process
US10304603B2 (en) * 2016-06-29 2019-05-28 International Business Machines Corporation Stress control in magnetic inductor stacks
US10811177B2 (en) 2016-06-30 2020-10-20 International Business Machines Corporation Stress control in magnetic inductor stacks
JP6832785B2 (ja) * 2016-08-08 2021-02-24 東京エレクトロン株式会社 シリコン窒化膜の成膜方法および成膜装置
US10151029B2 (en) * 2016-08-08 2018-12-11 Tokyo Electron Limited Silicon nitride film forming method and silicon nitride film forming apparatus
JP2019160938A (ja) * 2018-03-09 2019-09-19 東芝メモリ株式会社 磁気記憶装置及びその製造方法
US11127788B2 (en) * 2018-10-31 2021-09-21 Taiwan Semiconductor Manufacturing Company Limited Semiconductor device having magnetic tunnel junction (MTJ) stack
DE102019115915A1 (de) * 2018-11-30 2020-06-04 Taiwan Semiconductor Manufacturing Co. Ltd. Halbleitervorrichtung, welche speicherzellen aufweist, und verfahren zur herstellung derselben
JP2022045204A (ja) * 2020-09-08 2022-03-18 キオクシア株式会社 磁気メモリ

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001217398A (ja) * 2000-02-03 2001-08-10 Rohm Co Ltd 強磁性トンネル接合素子を用いた記憶装置
US20010040778A1 (en) * 1996-03-18 2001-11-15 David William Abraham Limiting magnetoresistive electrical interaction to a preferred portion of a magnetic region in magnetic devices

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04344383A (ja) 1991-05-22 1992-11-30 Mitsubishi Electric Corp 磁性薄膜メモリおよびその読み出し方法
JP2918100B2 (ja) 1996-05-30 1999-07-12 日本電気株式会社 半導体装置
US6242770B1 (en) * 1998-08-31 2001-06-05 Gary Bela Bronner Diode connected to a magnetic tunnel junction and self aligned with a metallic conductor and method for forming the same
US6165803A (en) 1999-05-17 2000-12-26 Motorola, Inc. Magnetic random access memory and fabricating method thereof
JP2002009366A (ja) 2000-06-21 2002-01-11 Canon Inc 強磁性トンネル効果素子及び該強磁性トンネル効果素子を用いた磁気メモリ
JP3886802B2 (ja) 2001-03-30 2007-02-28 株式会社東芝 磁性体のパターニング方法、磁気記録媒体、磁気ランダムアクセスメモリ
US6510080B1 (en) * 2001-08-28 2003-01-21 Micron Technology Inc. Three terminal magnetic random access memory
JP4373082B2 (ja) * 2001-12-28 2009-11-25 富士通株式会社 アルカリ可溶性シロキサン重合体、ポジ型レジスト組成物、レジストパターン及びその製造方法、並びに、電子回路装置及びその製造方法
US6737283B2 (en) * 2002-08-29 2004-05-18 Micron Technology, Inc. Method to isolate device layer edges through mechanical spacing
JP3873015B2 (ja) * 2002-09-30 2007-01-24 株式会社東芝 磁気メモリ
US6870714B2 (en) * 2003-03-12 2005-03-22 Micron Technology, Inc. Oxide buffer layer for improved magnetic tunnel junctions

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010040778A1 (en) * 1996-03-18 2001-11-15 David William Abraham Limiting magnetoresistive electrical interaction to a preferred portion of a magnetic region in magnetic devices
JP2001217398A (ja) * 2000-02-03 2001-08-10 Rohm Co Ltd 強磁性トンネル接合素子を用いた記憶装置

Also Published As

Publication number Publication date
US20050174876A1 (en) 2005-08-11
AU2003231461A1 (en) 2003-11-11
US7723827B2 (en) 2010-05-25

Similar Documents

Publication Publication Date Title
WO2003096423A1 (fr) Dispositif de stockage a semi-conducteurs et procede de production de celui-ci
TW200733350A (en) Efuse and methods of manufacturing the same
WO2004040618A3 (en) Feedthrough design and method for a hermetically sealed microdevice
AU2001296719A1 (en) Microelectronic substrate with integrated devices
TW200512875A (en) Semiconductor apparatus utilizing multi-level interconnection to prevent peeling-off of low-k layer
AU2002246410A1 (en) A contact structure of a wiring line and method manufacturing the same, and thin film transistor array substrate including the contact structure and method manufacturing the same
TW200620657A (en) Recessed semiconductor device
HK1095208A1 (en) Semiconductor device and method of fabricating thesame
WO2003103032A3 (en) A method for making a semiconductor device having a high-k gate dielectric
WO2002045179A1 (fr) Dispositif emetteur de lumiere et son procede de fabrication et dispositif emetteur de lumiere visible
WO2003017359A1 (en) Semiconductor device and production method therefor, and plating solution
TW200605289A (en) Semiconductor device
WO2004006633A3 (en) Integrated circuit including field effect transistor and method of manufacture
WO2003019650A1 (fr) Dispositif a semiconducteur et son procede de production
TW200633188A (en) Methods and structures for electrical communication with an overlying electrode for a semiconductor element
WO2005034207A3 (en) Varying carrier mobility on finfet active surfaces to achieve overall design goals
WO2004100276A3 (en) Light-emitting devices having coplanar electrical contacts adjacent to a substrate surface opposite an active region and methods of forming the same
TW200623334A (en) Protection of active layers of memory cells during processing of other elements
WO2004001854A3 (en) Semiconductor device with edge structure
EP1148543A3 (en) Semiconductor device and process of manufacturing the same
MY128174A (en) Thin film capacitor and thin film electronic component and method for manufacturing the same.
GB2379802A (en) A method for forming a product sensor and a product sensor
TWI265570B (en) Semiconductor device with composite etch stop layer and fabrication method thereof
WO2004003980A3 (en) Interconnect structure and method for forming
WO2005022608A3 (en) Siliciding spacer in integrated circuit technology

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 10514126

Country of ref document: US

122 Ep: pct application non-entry in european phase