WO2005083797A1 - Multi-state memory cell with asymmetric charge trapping - Google Patents

Multi-state memory cell with asymmetric charge trapping Download PDF

Info

Publication number
WO2005083797A1
WO2005083797A1 PCT/US2005/004765 US2005004765W WO2005083797A1 WO 2005083797 A1 WO2005083797 A1 WO 2005083797A1 US 2005004765 W US2005004765 W US 2005004765W WO 2005083797 A1 WO2005083797 A1 WO 2005083797A1
Authority
WO
WIPO (PCT)
Prior art keywords
control gate
trapping layer
drain
source
trapping
Prior art date
Application number
PCT/US2005/004765
Other languages
French (fr)
Inventor
Kirk Prall
Original Assignee
Micron Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology, Inc. filed Critical Micron Technology, Inc.
Priority to JP2007500871A priority Critical patent/JP4866835B2/en
Priority to CN2005800056006A priority patent/CN1922737B/en
Priority to EP05713587A priority patent/EP1719185A1/en
Publication of WO2005083797A1 publication Critical patent/WO2005083797A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H01L29/7887—Programmable transistors with more than two possible different levels of programmation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • H01L29/7923—Programmable transistors with more than two possible different levels of programmation

Definitions

  • the present invention relates generally to memory cells and in particular the present invention relates to multi-state non-volatile memory cells.
  • Memory devices are available in a variety of styles and sizes. Some memory devices are volatile in nature and cannot retain data without an active power supply.
  • a typical volatile memory is a DRAM which includes memory cells formed as capacitors. A charge, or lack of charge, on the capacitors indicate a binary state of data stored in the memory cell. Dynamic memory devices require more effort to retain data than non-volatile memories, but are typically faster to read and write.
  • Non- volatile memory devices are also available in different configurations.
  • floating gate memory devices are non- volatile memories that use floating gate transistors to store data. The data is written to the memory cells by changing a threshold voltage of the transistor and is retained when the power is removed. The transistors can be erased to restore the threshold voltage of the transistor.
  • the memory may be arranged in erase blocks where all of the memory cells in an erase block are erased at one time. These nonvolatile memory devices are commonly referred to as flash memories.
  • Flash memories may use floating gate technology or trapping technology.
  • Floating gate cells include source and drain regions that are laterally spaced apart to form an intermediate channel region. The source and drain regions are formed in a common horizontal plane of a silicon substrate.
  • the floating gate typically made of doped polysilicon, is disposed over the channel region and is electrically isolated from the other cell elements by oxide.
  • the non-volatile memory function for the floating gate technology is created by the absence or presence of charge stored on the isolated floating gate.
  • the trapping technology functions as a non- volatile memory by the absence or presence of charge stored in isolated traps that capture and store electrons or holes.
  • the present invention encompasses a multi-state NAND memory structure.
  • the structure comprises a substrate comprising a first conductive material.
  • First and second active areas are formed within the substrate.
  • the first and second active areas are made up of a second conductive material.
  • the first conductive material is a p-type material and the second conductive material is an n-type material.
  • a control gate is located above and between the first and second active areas.
  • a trapping layer is located between the control gate and the substrate. The trapping layer is isolated from the control gate by a first dielectric layer and from the substrate by a second dielectric layer. The trapping layer is capable of asymmetrical charge trapping in response to asymmetrical biasing of the first and second active areas. This permits storage of a first data bit adjacent to the first active area and a second data bit adjacent to the second active area.
  • Figure 1 shows a cut away view of one embodiment for programming a multi-state NAND memory cell with asymmetric charge trapping of the present invention.
  • Figure 2 shows a cut away view of another embodiment for programming a multi- state NAND memory cell with asymmetric charge trapping of the present invention.
  • Figure 3 shows a cut-away view of an embodiment for erasing a multi-state NAND memory cell with asymmetric charge trapping of the present invention.
  • Figure 4 shows a cut-away view of yet another embodiment of a multi-state NAND memory cell with asymmetric charge trapping of the present invention.
  • Figure 5 shows a cut-away view of an embodiment for reading the multi-state NAND memory cell with asymmetric charge trapping of the present invention.
  • Figure 6 shows a portion of a multi-state NAND memory cell array of the present invention.
  • Figure 7 shows a table of voltages for operation of the embodiment of Figure 6.
  • Figure 8 shows a block diagram of one embodiment of an electronic system of the present invention.
  • the charge on a floating gate memory forms a Gaussian surface that spreads across the floating gate.
  • the charge in a trapping based memory of the present invention is localized and does not spread. This property permits asymmetric charge and the ability to form multi- state cells.
  • Figure 1 illustrates a cut-away view of one embodiment for programming a multi- state NAND memory cell with asymmetric charge trapping.
  • This embodiment is comprised of' a substrate 101 with two active areas 105 and 107. Each region 105 and 107 acts alternatively as a drain or source region, depending on the operation performed and voltages that are applied.
  • the drain and source regions 105 and 107 are n-type conductive material while the substrate 101 is a p-type conductive material. In an alternate embodiment, these conductive material types are switched.
  • the channel between the drain/source regions 105 and 107 is an oxide - nitride - oxide (ONO) structure 103, 109, and 111.
  • the nitride layer 103 is isolated from the substrate by a first oxide layer 111 and from a control gate 100 by a second oxide layer 109.
  • the nitride layer 103 is the trapping layer that stores the asymmetric charges of the present invention.
  • the present invention is not limited to any certain quantity of dielectric and/or trapping layers.
  • the present invention is also not limited in the composition of the dielectric/trapping layers.
  • the oxide material can be aluminum oxide.
  • the trapping layer may be a silicon nanocrystal material. Alternate embodiments use other types of dielectric materials and/or other trapping layer materials.
  • FIG. 1 illustrates the programming of one data bit in the left side of the trapping layer 103. This is accomplished by applying a relatively high negative voltage to the control gate 100. This voltage turns off the channel in order to prevent leakage from the drain region 105 to the source region 107.
  • the gate voltage is. between -10V and -15V. Alternate embodiments may use other gate voltage ranges.
  • An asymmetric bias is applied to the drain 105 and source regions 107.
  • a positive 5N is applied to the drain region 105 and the source region 107 is grounded (i.e., OV).
  • the large potential on the left side of the junction from both the gate 100 and junction field causes a gate induced drain leakage (GIDL) condition that injects holes into the trapping layer 103 near the left junction. The injected holes neutralize the electrons from a previous erased condition thus resulting in a reduced threshold voltage.
  • GIDL gate induced drain leakage
  • the right junction has a reduced field since the junction bias is zero. This results in a bias condition that does not inject holes. The electrons on the right side of the channel are not compensated by holes thus resulting in the initial programmed or erased condition remaining.
  • Figure 2 illustrates a cut-away view of a second embodiment for programming a multi-state NAND memory cell with asymmetric charge trapping.
  • the embodiment of Figure 2 illustrates the programming of one data bit in the right side of the trapping layer 103. This is accomplished by applying a relatively high negative voltage to the control gate 100. This voltage turns off the channel in order to prevent leakage from the drain region 107 to the source region 105.
  • the gate voltage is between -10V and -15V. 'Alternate embodiments may use other gate voltage ranges.
  • An asymmetric bias is applied to the drain 107 and source regions 105.
  • a positive 5 V is applied to the drain region 107 and the source region 105 is grounded (i.e., 0V).
  • the large potential on the right side of the junction from both the gate 100 and junction field causes a GIDL condition that injects holes into the trapping layer 103 near the right junction. The injected holes neutralize the electrons from a previous erased condition thus resulting in a reduced threshold voltage.
  • the left junction has a reduced field since the junction bias is zero. This results in a bias condition that does not inject holes. The electrons on the left side of the channel are not compensated by holes thus resulting in the above-described programmed condition remaining.
  • Figure 3 illustrates a cut-away view of an embodiment for erasing a multi-state NAND memory cell with asymmetric charge trapping.
  • the erase operation is performed by tunneling electrons into the trapping layer 303 from a uniform sheet of charge in the inversion region 301. This forms a high threshold level by a continuous uniform sheet of trapped charge in the trapping layer 103.
  • the erase operation is accomplished in one embodiment by applying a positive gate voltage in the range of 10 - 20V. Both the drain and source regions are grounded (i.e., OV). Alternate embodiments may use other voltages and voltage ranges.
  • Figure 4 illustrates a cut-away view of yet another embodiment of a multi-state NAND memory cell with asymmetric charge trapping. This embodiment creates a discontinuous trapping layer 403 by extending the control gate into the trapping layer 403. This results in better sensing, better data retention, and resistance to secondary emissions.
  • Figure 5 illustrates a method for reading the left side of the multi-state NAND memory cell of the present invention using asymmetrical biasing of the source/drain regions.
  • the left data bit 500 can be read by applying a relatively high bias to the right source/drain region 501 of the cell.
  • this drain voltage is in the range of 1 - 3 V.
  • the left drain/source region 503, acting as a source, is grounded and V G is a positive voltage in the range of 3 - 6V. Alternate embodiments may use other voltages and voltage ranges.
  • the right data bit 502 is read using an inverse process.
  • the left drain/source region 503 is grounded while the right source/drain region 501 has a relatively high voltage applied (e.g., 1 - 3V).
  • V G in this read embodiment is also in the range of 3 - 6V. Alternate embodiments may use other voltages and voltage ranges.
  • Figure 6 illustrates two string arrays of multi-state NAND memory cells of the present invention.
  • a table of voltages for different modes of operation of a selected column of this memory array is illustrated in Figure 7.
  • the portion of the NAND memory array of Figure 6 is comprised of two columns 601 and 602 of multi-state NAND memory cells as described above. One column 601 is selected while the second column 602 is unselected.
  • the selected column 601 is comprised of a select gate 605 for the drain voltage, Vj, and a select gate 606 for the source voltage V s .
  • the selected column 601 is also comprised of three multi-state NAND memory cells 610 - 612 that are connected to control gate voltages V W L I - Vwu respectively.
  • the columns of Figure 6 are for purposes of illustration only since a real memory column is comprised of a substantially larger quantity of cells.
  • V d and V s are 0V and the control gate voltage, V H , are in the range of 10 - 20V.
  • the control gates of the select gates 605 and 606 are connected to V H /2.
  • Other erase operation embodiments may use GIDL hole injection from both sides of the array simultaneously.
  • the second option for an erase operation leaves the drain and source connections floating as an open connection (O/C).
  • the select gates 605 and 606 are also floating.
  • V L2 is -V H (e.g., - 10 to -20V)
  • V d is V DP (e.g., 3 to 6V)
  • V s is connected to ground.
  • the control gates of the select gates 605 and 606 are connected to V XJ and the control gates of the other cells 610 and 612 in the column 601 are connected to V ⁇ .
  • Vx ! is approximately equal to V ⁇ which is approximately equal to V DP + Vx.
  • Vx is the threshold voltage of the cell as is well known in the art.
  • the program operation of the right bit in the middle cell 611 uses substantially the same voltages as the left bit but in this case Vs is connected to V DP and V d is connected to ground. Alternate embodiments use other embodiments to achieve substantially similar results.
  • VW L2 is V R (e.g., 3 - 6 V)
  • V d is V DR
  • Vs is connected to ground.
  • the control gates of the select gates 605 and 606 are connected to V ⁇ and the control gates of the other cells 610 and 612 in the column 601 are connected to V ⁇ .
  • V ⁇ is approximately equal to V ⁇ 2 which is approximately equal to V DR + Vx where V DR in the range of 4 - 6V.
  • the read operation of the right bit in the middle cell 611 uses substantially the same voltages as the left bit but in this case Vs is connected to ground and Vd is connected to V DR . Alternate embodiments use other embodiments to achieve substantially similar results.
  • Figure 8 illustrates a functional block diagram of a memory device 800 that can incorporate multi-state NAND memory cells of the present invention.
  • the memory device 800 is coupled to a processor 810.
  • the processor 810 may be a microprocessor or some other type of controlling circuitry.
  • the memory device 800 and the processor 810 form part of an electronic system 820.
  • the memory device 800 has been simplified to focus on features of the memory that are helpful in understanding the present invention.
  • the memory device includes an array of memory cells 830.
  • the memory cells are non-volatile floating-gate memory cells and the memory array 830 is ⁇ arranged in banks of rows and columns.
  • An address buffer circuit 840 is provided to latch address signals provided on address input connections AO-Ax 842. Address signals are received and decoded by a row decoder 844 and a column decoder 846 to access the memory array 830. It will be appreciated by those skilled in the art, with the benefit of the present description, that the number of address input connections depends on the density and architecture of the memory array 830. That is, the number of addresses increases with both increased memory cell counts and increased bank and block counts.
  • the memory device 800 reads data in the memory array 830 by sensing voltage or current changes in the memory array columns using sense/buffer circuitry 850.
  • the sense/buffer circuitry in one embodiment, is coupled to read and latch a row of data from the memory array 830.
  • Data input and output buffer circuitry 860 is included for bi-directional data communication over a plurality of data connections 862 with the controller 810).
  • Write circuitry 855 is provided to write data to the memory array. ⁇
  • Control circuitry 870 decodes signals provided on control connections 872 from the processor 810. These signals are used to control the operations on the memory array 830, including data read, data write, and erase operations.
  • the control circuitry 870 may be a state machine, a sequencer, or some other type of controller.
  • the multi-state NAND cell of the present invention is a trapping based memory that allows asymmetric charges to be stored, thereby providing storage for two data bits.
  • the memory cell provides high memory density, low power operation, and improved reliability due to the trapping function.

Abstract

A multi-state NAND memory cell is comprised of two drain/source areas in a substrate. An oxide - nitride - oxide structure is formed above the substrate between the drain/source areas. The nitride layer acting as an asymmetric charge trapping layer. A control gate is located above the oxide - nitride - oxide structure. An asymmetrical bias on the drain/source areas causes the drain/source area with the higher voltage to inject an asymmetric distribution hole by gate induced drain leakage injection into the trapping layer substantially adjacent that drain/source area.

Description

MULTI-STATE MEMORY CELL WITH ASYMMETRIC CHARGE TRAPPING
TECHNICAL FIELD OF THE INVENTION
[0001] The present invention relates generally to memory cells and in particular the present invention relates to multi-state non-volatile memory cells.
BACKGROUND OF THE INVENTION
[0002] Memory devices are available in a variety of styles and sizes. Some memory devices are volatile in nature and cannot retain data without an active power supply. A typical volatile memory is a DRAM which includes memory cells formed as capacitors. A charge, or lack of charge, on the capacitors indicate a binary state of data stored in the memory cell. Dynamic memory devices require more effort to retain data than non-volatile memories, but are typically faster to read and write.
[0003] Non- volatile memory devices are also available in different configurations. For example, floating gate memory devices are non- volatile memories that use floating gate transistors to store data. The data is written to the memory cells by changing a threshold voltage of the transistor and is retained when the power is removed. The transistors can be erased to restore the threshold voltage of the transistor. The memory may be arranged in erase blocks where all of the memory cells in an erase block are erased at one time. These nonvolatile memory devices are commonly referred to as flash memories.
[0004] Flash memories may use floating gate technology or trapping technology. Floating gate cells include source and drain regions that are laterally spaced apart to form an intermediate channel region. The source and drain regions are formed in a common horizontal plane of a silicon substrate. The floating gate, typically made of doped polysilicon, is disposed over the channel region and is electrically isolated from the other cell elements by oxide. The non-volatile memory function for the floating gate technology is created by the absence or presence of charge stored on the isolated floating gate. The trapping technology functions as a non- volatile memory by the absence or presence of charge stored in isolated traps that capture and store electrons or holes.
[0005] In order for memory manufacturers to remain competitive, memory designers are constantly trying to increase the density of flash memory devices. Increasing the density of a flash memory device generally requires reducing spacing between memory cells and/or making memory cells smaller. Smaller dimensions of many device elements may cause operational problems with the cell. For example, the channel between the source/drain regions becomes shorter possibly causing severe short channel effects. Additionally, possible charge migration from one corner of the cell to the other becomes more of a concern with smaller cell size.
[0006] For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for higher density memory devices.
SUMMARY
[0007] The above-mentioned problems with memory density and other problems are addressed by the present invention and will be understood by reading and studying the following specification.
[0008] The present invention encompasses a multi-state NAND memory structure. The structure comprises a substrate comprising a first conductive material. First and second active areas are formed within the substrate. The first and second active areas are made up of a second conductive material. In one embodiment, the first conductive material is a p-type material and the second conductive material is an n-type material.
[0009] A control gate is located above and between the first and second active areas. A trapping layer is located between the control gate and the substrate. The trapping layer is isolated from the control gate by a first dielectric layer and from the substrate by a second dielectric layer. The trapping layer is capable of asymmetrical charge trapping in response to asymmetrical biasing of the first and second active areas. This permits storage of a first data bit adjacent to the first active area and a second data bit adjacent to the second active area.
[0010] Further embodiments of the invention include methods and apparatus of varying scope.
BRIEF DESCRIPTION OF THE DRAWINGS
[0011] Figure 1 shows a cut away view of one embodiment for programming a multi-state NAND memory cell with asymmetric charge trapping of the present invention. [0012] Figure 2 shows a cut away view of another embodiment for programming a multi- state NAND memory cell with asymmetric charge trapping of the present invention.
[0013] Figure 3 shows a cut-away view of an embodiment for erasing a multi-state NAND memory cell with asymmetric charge trapping of the present invention.
[0014] Figure 4 shows a cut-away view of yet another embodiment of a multi-state NAND memory cell with asymmetric charge trapping of the present invention.
[0015] Figure 5 shows a cut-away view of an embodiment for reading the multi-state NAND memory cell with asymmetric charge trapping of the present invention.
[0016] Figure 6 shows a portion of a multi-state NAND memory cell array of the present invention.
[0017] Figure 7 shows a table of voltages for operation of the embodiment of Figure 6.
[0018] Figure 8 shows a block diagram of one embodiment of an electronic system of the present invention.
DETAILED DESCRIPTION
[0019] In the following detailed description of the invention, reference is made to the accompanying drawings that form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments rriay be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The terms wafer or substrate, used in the following description, include any base semiconductor structure. Both are to be understood as including silicon-on-sapphire (SOS) technology, silicon-on-insulator (SOI) technology, thin film transistor (TFT) technology, doped and undoped semiconductors, epitaxial layers of a silicon supported by a base semiconductor structure, as well as other semiconductor structures well known to one skilled in the art. Furthermore, when reference is made to a wafer or substrate in the following description, previous process steps may have been utilized to form regions/junctions in the base semiconductor structure, and terms wafer or substrate include the underlying layers containing such regions/junctions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims and equivalents thereof.
[0020] The charge on a floating gate memory forms a Gaussian surface that spreads across the floating gate. The charge in a trapping based memory of the present invention is localized and does not spread. This property permits asymmetric charge and the ability to form multi- state cells.
[0021] Figure 1 illustrates a cut-away view of one embodiment for programming a multi- state NAND memory cell with asymmetric charge trapping. This embodiment is comprised of' a substrate 101 with two active areas 105 and 107. Each region 105 and 107 acts alternatively as a drain or source region, depending on the operation performed and voltages that are applied.
[0022] In one embodiment, the drain and source regions 105 and 107 are n-type conductive material while the substrate 101 is a p-type conductive material. In an alternate embodiment, these conductive material types are switched.
[0023] Above the channel between the drain/source regions 105 and 107 is an oxide - nitride - oxide (ONO) structure 103, 109, and 111. The nitride layer 103 is isolated from the substrate by a first oxide layer 111 and from a control gate 100 by a second oxide layer 109. The nitride layer 103 is the trapping layer that stores the asymmetric charges of the present invention. The present invention is not limited to any certain quantity of dielectric and/or trapping layers.
[0024] The present invention is also not limited in the composition of the dielectric/trapping layers. In one embodiment, the oxide material can be aluminum oxide. The trapping layer may be a silicon nanocrystal material. Alternate embodiments use other types of dielectric materials and/or other trapping layer materials.
[0025] The embodiment of Figure 1 illustrates the programming of one data bit in the left side of the trapping layer 103. This is accomplished by applying a relatively high negative voltage to the control gate 100. This voltage turns off the channel in order to prevent leakage from the drain region 105 to the source region 107. In one embodiment, the gate voltage is. between -10V and -15V. Alternate embodiments may use other gate voltage ranges.
[0026] An asymmetric bias is applied to the drain 105 and source regions 107. In one embodiment, a positive 5N is applied to the drain region 105 and the source region 107 is grounded (i.e., OV). The large potential on the left side of the junction from both the gate 100 and junction field causes a gate induced drain leakage (GIDL) condition that injects holes into the trapping layer 103 near the left junction. The injected holes neutralize the electrons from a previous erased condition thus resulting in a reduced threshold voltage.
[0027] The right junction has a reduced field since the junction bias is zero. This results in a bias condition that does not inject holes. The electrons on the right side of the channel are not compensated by holes thus resulting in the initial programmed or erased condition remaining.
[0028] Figure 2 illustrates a cut-away view of a second embodiment for programming a multi-state NAND memory cell with asymmetric charge trapping. The embodiment of Figure 2 illustrates the programming of one data bit in the right side of the trapping layer 103. This is accomplished by applying a relatively high negative voltage to the control gate 100. This voltage turns off the channel in order to prevent leakage from the drain region 107 to the source region 105. In one embodiment, the gate voltage is between -10V and -15V. 'Alternate embodiments may use other gate voltage ranges.
[0029] An asymmetric bias is applied to the drain 107 and source regions 105. In one embodiment, a positive 5 V is applied to the drain region 107 and the source region 105 is grounded (i.e., 0V). The large potential on the right side of the junction from both the gate 100 and junction field causes a GIDL condition that injects holes into the trapping layer 103 near the right junction. The injected holes neutralize the electrons from a previous erased condition thus resulting in a reduced threshold voltage.
[0030] The left junction has a reduced field since the junction bias is zero. This results in a bias condition that does not inject holes. The electrons on the left side of the channel are not compensated by holes thus resulting in the above-described programmed condition remaining.
[0031] Figure 3 illustrates a cut-away view of an embodiment for erasing a multi-state NAND memory cell with asymmetric charge trapping. The erase operation is performed by tunneling electrons into the trapping layer 303 from a uniform sheet of charge in the inversion region 301. This forms a high threshold level by a continuous uniform sheet of trapped charge in the trapping layer 103. The erase operation is accomplished in one embodiment by applying a positive gate voltage in the range of 10 - 20V. Both the drain and source regions are grounded (i.e., OV). Alternate embodiments may use other voltages and voltage ranges.
[0032] Figure 4 illustrates a cut-away view of yet another embodiment of a multi-state NAND memory cell with asymmetric charge trapping. This embodiment creates a discontinuous trapping layer 403 by extending the control gate into the trapping layer 403. This results in better sensing, better data retention, and resistance to secondary emissions.
[0033] Figure 5 illustrates a method for reading the left side of the multi-state NAND memory cell of the present invention using asymmetrical biasing of the source/drain regions. The left data bit 500 can be read by applying a relatively high bias to the right source/drain region 501 of the cell. In one embodiment, this drain voltage is in the range of 1 - 3 V. The left drain/source region 503, acting as a source, is grounded and VG is a positive voltage in the range of 3 - 6V. Alternate embodiments may use other voltages and voltage ranges.
[0034] The right data bit 502 is read using an inverse process. In this embodiment, the left drain/source region 503 is grounded while the right source/drain region 501 has a relatively high voltage applied (e.g., 1 - 3V). VG in this read embodiment is also in the range of 3 - 6V. Alternate embodiments may use other voltages and voltage ranges.
[0035] Figure 6 illustrates two string arrays of multi-state NAND memory cells of the present invention. A table of voltages for different modes of operation of a selected column of this memory array is illustrated in Figure 7.
[0036] The portion of the NAND memory array of Figure 6 is comprised of two columns 601 and 602 of multi-state NAND memory cells as described above. One column 601 is selected while the second column 602 is unselected. The selected column 601 is comprised of a select gate 605 for the drain voltage, Vj, and a select gate 606 for the source voltage Vs. The selected column 601 is also comprised of three multi-state NAND memory cells 610 - 612 that are connected to control gate voltages VWLI - Vwu respectively. The columns of Figure 6 are for purposes of illustration only since a real memory column is comprised of a substantially larger quantity of cells.
[0037] Referring to the voltage table of Figure 7, two versions of an erase operation are illustrated. In one option, as described above, the drain and source voltages, Vd and Vs, are 0V and the control gate voltage, VH, are in the range of 10 - 20V. In this embodiment, the control gates of the select gates 605 and 606 are connected to VH/2. Other erase operation embodiments may use GIDL hole injection from both sides of the array simultaneously.
[0038] The second option for an erase operation leaves the drain and source connections floating as an open connection (O/C). In this embodiment, the select gates 605 and 606 are also floating.
[0039] During a program operation of the left bit in the middle cell 611, V L2 is -VH (e.g., - 10 to -20V), Vd is VDP (e.g., 3 to 6V), and Vs is connected to ground. The control gates of the select gates 605 and 606 are connected to VXJ and the control gates of the other cells 610 and 612 in the column 601 are connected to Vχ . In one embodiment Vx! is approximately equal to Vχ which is approximately equal to VDP + Vx. Vx is the threshold voltage of the cell as is well known in the art. The program operation of the right bit in the middle cell 611 uses substantially the same voltages as the left bit but in this case Vs is connected to VDP and Vd is connected to ground. Alternate embodiments use other embodiments to achieve substantially similar results.
[0040] During a read operation of the left bit in the middle cell 611, VWL2 is VR (e.g., 3 - 6 V), Vd is VDR, and Vs is connected to ground. The control gates of the select gates 605 and 606 are connected to Vγι and the control gates of the other cells 610 and 612 in the column 601 are connected to Vγ . In one embodiment, Vγι is approximately equal to Vγ2 which is approximately equal to VDR + Vx where VDR in the range of 4 - 6V. The read operation of the right bit in the middle cell 611 uses substantially the same voltages as the left bit but in this case Vs is connected to ground and Vd is connected to VDR. Alternate embodiments use other embodiments to achieve substantially similar results.
[0041] Figure 8 illustrates a functional block diagram of a memory device 800 that can incorporate multi-state NAND memory cells of the present invention. The memory device 800 is coupled to a processor 810. The processor 810 may be a microprocessor or some other type of controlling circuitry. The memory device 800 and the processor 810 form part of an electronic system 820. The memory device 800 has been simplified to focus on features of the memory that are helpful in understanding the present invention.
[0042] The memory device includes an array of memory cells 830. In one embodiment, the memory cells are non-volatile floating-gate memory cells and the memory array 830 is \ arranged in banks of rows and columns. [0043] An address buffer circuit 840 is provided to latch address signals provided on address input connections AO-Ax 842. Address signals are received and decoded by a row decoder 844 and a column decoder 846 to access the memory array 830. It will be appreciated by those skilled in the art, with the benefit of the present description, that the number of address input connections depends on the density and architecture of the memory array 830. That is, the number of addresses increases with both increased memory cell counts and increased bank and block counts.
[0044] The memory device 800 reads data in the memory array 830 by sensing voltage or current changes in the memory array columns using sense/buffer circuitry 850. The sense/buffer circuitry, in one embodiment, is coupled to read and latch a row of data from the memory array 830. Data input and output buffer circuitry 860 is included for bi-directional data communication over a plurality of data connections 862 with the controller 810). Write circuitry 855 is provided to write data to the memory array. <
[0045] Control circuitry 870 decodes signals provided on control connections 872 from the processor 810. These signals are used to control the operations on the memory array 830, including data read, data write, and erase operations. The control circuitry 870 may be a state machine, a sequencer, or some other type of controller.
[0046] The flash memory device illustrated in Figure 8 has been simplified to facilitate a basic understanding of the features of the memory. A more detailed understanding of internal circuitry and functions of flash memories are known to those skilled in the art. CONCLUSION
[0047] In summary, the multi-state NAND cell of the present invention is a trapping based memory that allows asymmetric charges to be stored, thereby providing storage for two data bits. The memory cell provides high memory density, low power operation, and improved reliability due to the trapping function.
[0048] Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. Many adaptations of the invention will be apparent to those of ordinary skill in the art. Accordingly, this application is intended to cover any adaptations or variations of the invention. It is manifestly intended that this invention be limited only by the following claims and equivalents thereof.

Claims

What is claimed is:
1. A multi-state NAND memory cell comprising: a substrate comprising a first conductive material; first and second active areas within the substrate, the first and second active areas comprised of a second conductive material; a control gate above and between the first and second active areas; and a trapping layer between the control gate and the substrate such that the trapping layer is isolated from the control gate by a first dielectric layer and from the substrate by a second dielectric layer, wherein the trapping layer is capable of asymmetrical charge trapping, in response to asymmetrical biasing of the first and second active areas, of a first data bit adjacent the first active area and a second data bit adjacent the second active area. )
2. The cell of claim 1 wherein the first conductive material comprises p-type conductive material.
3. The cell of claim 1 wherein the second conductive material comprises n-type conductive material.
4. The cell of claim 1 wherein the first active area is a drain region and the second active area is a source region.
5. The cell of claim 1 wherein the first dielectric layer is comprised of an aluminum oxide material.
6. The cell of claim 1 wherein the second dielectric layer is comprised of an aluminum oxide material.
7. The cell of claim 1 wherein the trapping layer is comprised of a nitride material.
8. The cell of claim 1 wherein the trapping layer is a silicon nanocrystal material.
9. The cell of claim 1 wherein the trapping layer is capable of erasure by gate induced drain leakage hole injection.
10. The cell of claim 1 wherein the trapping layer is capable of being programmed by gate induced drain leakage hole injection.
11. The cell of claim 1 wherein the trapping layer is capable of erasure by electron injection.
12. The cell of claim 1 wherein the trapping layer is capable of being programmed by electron injection.
13. A multi-state NAND memory cell comprising: a substrate comprising a first conductive material; first and second active areas within the substrate, the first and second active areas comprised of a second conductive material; a control gate above and between the first and second active areas; and a trapping layer between the control gate and the substrate such that the trapping layer is capable of asymmetrical charge trapping, in response to asymmetrical biasing of the first and second active areas, of a first data bit adjacent the first active area and a second data bit adjacent the second active area.
14. The cell of claim 13 and further comprising a plurality of dielectric layers that isolate the trapping layer from the substrate and the control gate.
15. A multi-state NAND memory cell comprising: a substrate comprising a first conductive material; first and second active areas within the substrate, the first and second active areas comprised of a second conductive material; a control gate above and between the first and second active areas; a discontinuous trapping layer between the control gate and the substrate such that the trapping layer is isolated from the control gate by a first dielectric layer and from the substrate by a second dielectric layer, wherein the trapping layer is divided into a plurality of sections by at least one extension from the control gate such that each section can hold a charge separate from the other sections.
16. A memory array comprising: a plurality of multi-state NAND memory cells arranged in a column, each cell comprising a drain region, a source region, and a trapping layer that is capable of asymmetrical charge trapping, in response to asymmetrical biasing of the drain and source regions, of a first data bit adjacent the drain region and a second data bit adjacent the source region; and > a plurality of select gates, a first select gate at one end of the column and a second select gate at the remaining end of the column, wherein during a programming operation of a multi-state NAND memory cell of the plurality of multi-state NAND memory cells a drain voltage is applied through the first select gate and a source voltage is applied through the second select gate, the drain and source voltages having different levels in response to whether the first or the second data bits is being programmed.
17. The memory array of claim 16 wherein the source voltage is substantially equal to OV and the drain voltage is in a range of 3 V to 6V when the first data bit is being programmed and the drain voltage is substantially equal to OV and the source voltage is in the range of 3 V to 6V when the second data bit is being programmed.
18. The memory array of claim 16 wherein a voltage substantially in a range of -10V to - 20V is applied to a control gate of the first multi-state NAND memory cell.
19. A method for programming a multi-state NAND memory cell having a control gate, first and second active areas, and a trapping layer capable of asymmetrical trapping near each of the active areas, the method comprising: applying a negative gate voltage to the control gate; grounding the second active area; and applying a positive voltage to the first active area to inject an asymmetric distribution hole by gate induced drain leakage injection into the trapping layer substantially adjacent the first active area.
20. The method of claim 19 and further including: grounding the first active area; and applying a positive voltage to the second active area to inject an asymmetric distribution hole by gate induced drain leakage injection into the trapping layer substantially adjacent the second active area.
21. The method of claim 19 wherein the trapping layer is a discontinuous trapping layer that is divided by an extension of the control gate.
22. A method for erasing a multi-state NAND memory cell having a control gate, first and second active areas, and a trapping layer capable of asymmetrical trapping of first and second data bits near each of the active areas, the method comprising: applying a positive voltage to the control gate; and grounding the first and second active areas to erase the first and second data bits by gate induced drain leakage hole injection into the trapping layer.
23. A method for erasing a multi-state NAND memory cell having a control gate, first and second active areas, and a trapping layer capable of asymmetrical trapping of first and second data bits near each of the active areas, the method comprising: applying a positive voltage to the control gate; and grounding the first and second active areas to erase the first and second data bits by electron injection into the trapping layer.
24. A method for reading a multi-state NAND memory cell having a control gate, first and second active areas, and a trapping layer capable of asymmetrical trapping of first and second data bits near each of the active areas, the method comprising: applying a positive read voltage to the control gate; applying a positive drain voltage to the second active area; and grounding the first active area to read the first data bit.
25. The method of claim 24 and further including: applying the positive drain voltage to the first active area; and grounding the second active area to read the second data bit.
26. The method of claim 24 wherein the positive read voltage is substantially in a range of 3 V to 6V and the positive drain voltage is substantially in a range of 4V to 6V.
27. An electronic system comprising: a processor that controls operation of the system; and a NAND flash memory device having a plurality of memory cells, each memory cell comprising: a substrate comprising a first conductive material; first and second active areas within the substrate, the first and second active areas comprised of a second conductive material; a control gate above and between the first and second active areas; and a trapping layer between the control gate and the substrate such that the trapping layer is capable of asymmetrical charge trapping, in response 1 to asymmetrical biasing of the first and second active areas, of a first data bit adjacent the first active area and a second data bit adjacent the second active area.
28. A method for erasing a multi-state NAND memory cell having a control gate, first and second source/drain regions, and a trapping layer capable of asymmetrical trapping of first and second data bits near each of the source/drain regions, the method comprising: applying a voltage to the control gate; and applying asymmetrical voltages to the first and second source/drain regions to erase the first and second data bits.
29. A method for programming a multi-state NAND memory cell having a control gate, first and second source/drain regions, and a trapping layer capable of asymmetrical trapping of first and second data bits near each of the source/drain regions, the method comprising: applying a voltage to the control gate; and applying asymmetrical voltages to the first and second source/drain regions to program the first and second data bits.
30. A method for reading a string array of multi-state NAND memory cells, each cell having a control gate, first and second source/drain regions, and a trapping layer capable of asymmetrical trapping of first and second data bits near each of the source/drain regions, the method comprising: applying a read voltage to the control gate; applying a first drain voltage to the second source/drain region while grounding the first source/drain region to read the first data bit; and applying a second drain voltage to the first source/drain region while grounding the second source/drain region to read the second data bit.
31. The method of claim 30 wherein the first and second drain voltages are substantially equal.
32. A method for erasing a multi-state NAND memory cell having a control gate, first and second source/drain regions, and a trapping layer capable of asymmetrical trapping of first and second data bits near each of the source/drain regions, the method comprising: applying a voltage to the control gate; and performing gate induced drain leakage hole injection from the first and second source/drain regions substantially simultaneously to erase both the first and second data bits.
PCT/US2005/004765 2004-02-24 2005-02-15 Multi-state memory cell with asymmetric charge trapping WO2005083797A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2007500871A JP4866835B2 (en) 2004-02-24 2005-02-15 Multi-level memory cell that traps charge asymmetrically
CN2005800056006A CN1922737B (en) 2004-02-24 2005-02-15 Multi-state memory cell with asymmetric charge trapping
EP05713587A EP1719185A1 (en) 2004-02-24 2005-02-15 Multi-state memory cell with asymmetric charge trapping

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/785,785 2004-02-24
US10/785,785 US7072217B2 (en) 2004-02-24 2004-02-24 Multi-state memory cell with asymmetric charge trapping

Publications (1)

Publication Number Publication Date
WO2005083797A1 true WO2005083797A1 (en) 2005-09-09

Family

ID=34861685

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/004765 WO2005083797A1 (en) 2004-02-24 2005-02-15 Multi-state memory cell with asymmetric charge trapping

Country Status (7)

Country Link
US (4) US7072217B2 (en)
EP (2) EP2416367A3 (en)
JP (2) JP4866835B2 (en)
KR (1) KR100852849B1 (en)
CN (1) CN1922737B (en)
TW (1) TWI267990B (en)
WO (1) WO2005083797A1 (en)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6804502B2 (en) 2001-10-10 2004-10-12 Peregrine Semiconductor Corporation Switch circuit and method of switching radio frequency signals
EP1774620B1 (en) 2004-06-23 2014-10-01 Peregrine Semiconductor Corporation Integrated rf front end
US7170785B2 (en) * 2004-09-09 2007-01-30 Macronix International Co., Ltd. Method and apparatus for operating a string of charge trapping memory cells
US7307888B2 (en) * 2004-09-09 2007-12-11 Macronix International Co., Ltd. Method and apparatus for operating nonvolatile memory in a parallel arrangement
US7247907B2 (en) * 2005-05-20 2007-07-24 Silicon Storage Technology, Inc. Bidirectional split gate NAND flash memory structure and array, method of programming, erasing and reading thereof, and method of manufacturing
US7485526B2 (en) * 2005-06-17 2009-02-03 Micron Technology, Inc. Floating-gate structure with dielectric component
USRE48965E1 (en) 2005-07-11 2022-03-08 Psemi Corporation Method and apparatus improving gate oxide reliability by controlling accumulated charge
US7910993B2 (en) 2005-07-11 2011-03-22 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink
US8742502B2 (en) 2005-07-11 2014-06-03 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction
US20080076371A1 (en) 2005-07-11 2008-03-27 Alexander Dribinsky Circuit and method for controlling charge injection in radio frequency switches
US7890891B2 (en) 2005-07-11 2011-02-15 Peregrine Semiconductor Corporation Method and apparatus improving gate oxide reliability by controlling accumulated charge
US9653601B2 (en) 2005-07-11 2017-05-16 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction
US7489546B2 (en) 2005-12-20 2009-02-10 Micron Technology, Inc. NAND architecture memory devices and operation
US7450422B2 (en) * 2006-05-11 2008-11-11 Micron Technology, Inc. NAND architecture memory devices and operation
US7525841B2 (en) * 2006-06-14 2009-04-28 Micron Technology, Inc. Programming method for NAND flash
US7551467B2 (en) * 2006-08-04 2009-06-23 Micron Technology, Inc. Memory device architectures and operation
JP2008166528A (en) * 2006-12-28 2008-07-17 Spansion Llc Semiconductor device and its manufacturing method
US7898863B2 (en) 2007-08-01 2011-03-01 Micron Technology, Inc. Method, apparatus, and system for improved read operation in memory
US8320191B2 (en) 2007-08-30 2012-11-27 Infineon Technologies Ag Memory cell arrangement, method for controlling a memory cell, memory array and electronic device
EP2255443B1 (en) 2008-02-28 2012-11-28 Peregrine Semiconductor Corporation Method and apparatus for use in digitally tuning a capacitor in an integrated circuit device
US8643079B2 (en) 2008-05-05 2014-02-04 Micron Technology, Inc. Nanocrystal formation using atomic layer deposition and resulting apparatus
US7692972B1 (en) 2008-07-22 2010-04-06 Actel Corporation Split gate memory cell for programmable circuit device
KR101569894B1 (en) * 2008-11-12 2015-11-17 삼성전자주식회사 Program method of non-volatile memory device
JP5275052B2 (en) * 2009-01-08 2013-08-28 株式会社東芝 Nonvolatile semiconductor memory device
US8723260B1 (en) 2009-03-12 2014-05-13 Rf Micro Devices, Inc. Semiconductor radio frequency switch with body contact
US9318336B2 (en) 2011-10-27 2016-04-19 Globalfoundries U.S. 2 Llc Non-volatile memory structure employing high-k gate dielectric and metal gate
US8829967B2 (en) 2012-06-27 2014-09-09 Triquint Semiconductor, Inc. Body-contacted partially depleted silicon on insulator transistor
US8729952B2 (en) 2012-08-16 2014-05-20 Triquint Semiconductor, Inc. Switching device with non-negative biasing
US9590674B2 (en) 2012-12-14 2017-03-07 Peregrine Semiconductor Corporation Semiconductor devices with switchable ground-body connection
US8847672B2 (en) 2013-01-15 2014-09-30 Triquint Semiconductor, Inc. Switching device with resistive divider
US9214932B2 (en) 2013-02-11 2015-12-15 Triquint Semiconductor, Inc. Body-biased switching device
US8977217B1 (en) 2013-02-20 2015-03-10 Triquint Semiconductor, Inc. Switching device with negative bias circuit
US8923782B1 (en) 2013-02-20 2014-12-30 Triquint Semiconductor, Inc. Switching device with diode-biased field-effect transistor (FET)
US9203396B1 (en) 2013-02-22 2015-12-01 Triquint Semiconductor, Inc. Radio frequency switch device with source-follower
US20150236748A1 (en) 2013-03-14 2015-08-20 Peregrine Semiconductor Corporation Devices and Methods for Duplexer Loss Reduction
US9406695B2 (en) 2013-11-20 2016-08-02 Peregrine Semiconductor Corporation Circuit and method for improving ESD tolerance and switching speed
US9379698B2 (en) 2014-02-04 2016-06-28 Triquint Semiconductor, Inc. Field effect transistor switching circuit
US9831857B2 (en) 2015-03-11 2017-11-28 Peregrine Semiconductor Corporation Power splitter with programmable output phase shift
US9972392B2 (en) 2015-03-21 2018-05-15 NEO Semiconductor, Inc. SONOS byte-erasable EEPROM
US9948281B2 (en) 2016-09-02 2018-04-17 Peregrine Semiconductor Corporation Positive logic digitally tunable capacitor
US10505530B2 (en) 2018-03-28 2019-12-10 Psemi Corporation Positive logic switch with selectable DC blocking circuit
US10886911B2 (en) 2018-03-28 2021-01-05 Psemi Corporation Stacked FET switch bias ladders
US10236872B1 (en) 2018-03-28 2019-03-19 Psemi Corporation AC coupling modules for bias ladders
US11211399B2 (en) 2019-08-15 2021-12-28 Micron Technology, Inc. Electronic apparatus with an oxide-only tunneling structure by a select gate tier, and related methods
US11476849B2 (en) 2020-01-06 2022-10-18 Psemi Corporation High power positive logic switch
WO2021246825A1 (en) * 2020-06-05 2021-12-09 한양대학교 산학협력단 Three-dimensional flash memory based on ferroelectric material and operating method thereof

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4330930A (en) * 1980-02-12 1982-05-25 General Instrument Corp. Electrically alterable read only memory semiconductor device made by low pressure chemical vapor deposition process
US6288943B1 (en) * 2000-07-12 2001-09-11 Taiwan Semiconductor Manufacturing Corporation Method for programming and reading 2-bit p-channel ETOX-cells with non-connecting HSG islands as floating gate
WO2003030264A1 (en) 2001-09-28 2003-04-10 Advanced Micro Devices, Inc. Non volatile memory cell structure using multilevel trapping dielectric
WO2003038907A1 (en) 2001-10-31 2003-05-08 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
EP1324380A2 (en) * 2001-12-20 2003-07-02 Saifun Semiconductors Ltd Non-volatile memory device and method of fabrication
US20030193062A1 (en) * 2002-04-16 2003-10-16 Fuh-Cheng Jong Nonvolatile memory cell for prevention from second bit effect
US20030218205A1 (en) 2002-03-22 2003-11-27 Takashi Takamura Nonvolatile memory device

Family Cites Families (114)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US622768A (en) * 1899-04-11 hellwig
US649877A (en) * 1899-11-22 1900-05-15 William G Shedd Measure for liquid gold.
US4184207A (en) * 1978-01-27 1980-01-15 Texas Instruments Incorporated High density floating gate electrically programmable ROM
US4420504A (en) * 1980-12-22 1983-12-13 Raytheon Company Programmable read only memory
JPS61150369A (en) * 1984-12-25 1986-07-09 Toshiba Corp Read-only semiconductor memory device and manufacture thereof
US4881114A (en) * 1986-05-16 1989-11-14 Actel Corporation Selectively formable vertical diode circuit element
JPH07120720B2 (en) * 1987-12-17 1995-12-20 三菱電機株式会社 Nonvolatile semiconductor memory device
US5241496A (en) * 1991-08-19 1993-08-31 Micron Technology, Inc. Array of read-only memory cells, eacch of which has a one-time, voltage-programmable antifuse element constructed within a trench shared by a pair of cells
US5357462A (en) * 1991-09-24 1994-10-18 Kabushiki Kaisha Toshiba Electrically erasable and programmable non-volatile semiconductor memory with automatic write-verify controller
US5467305A (en) * 1992-03-12 1995-11-14 International Business Machines Corporation Three-dimensional direct-write EEPROM arrays and fabrication methods
US5379253A (en) * 1992-06-01 1995-01-03 National Semiconductor Corporation High density EEPROM cell array with novel programming scheme and method of manufacture
US5330930A (en) * 1992-12-31 1994-07-19 Chartered Semiconductor Manufacturing Pte Ltd. Formation of vertical polysilicon resistor having a nitride sidewall for small static RAM cell
US5378647A (en) * 1993-10-25 1995-01-03 United Microelectronics Corporation Method of making a bottom gate mask ROM device
US5397725A (en) * 1993-10-28 1995-03-14 National Semiconductor Corporation Method of controlling oxide thinning in an EPROM or flash memory array
US5429967A (en) * 1994-04-08 1995-07-04 United Microelectronics Corporation Process for producing a very high density mask ROM
US5576236A (en) * 1995-06-28 1996-11-19 United Microelectronics Corporation Process for coding and code marking read-only memory
US5768192A (en) * 1996-07-23 1998-06-16 Saifun Semiconductors, Ltd. Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping
JP3191693B2 (en) * 1996-08-29 2001-07-23 日本電気株式会社 Method for manufacturing semiconductor memory device
US6028342A (en) * 1996-11-22 2000-02-22 United Microelectronics Corp. ROM diode and a method of making the same
US6097059A (en) * 1996-12-27 2000-08-01 Sanyo Electric Co., Ltd. Transistor, transistor array, method for manufacturing transistor array, and nonvolatile semiconductor memory
US5792697A (en) * 1997-01-07 1998-08-11 United Microelectronics Corporation Method for fabricating a multi-stage ROM
TW319904B (en) * 1997-01-20 1997-11-11 United Microelectronics Corp Three dimensional read only memory and manufacturing method thereof
US5801401A (en) * 1997-01-29 1998-09-01 Micron Technology, Inc. Flash memory with microcrystalline silicon carbide film floating gate
TW347581B (en) * 1997-02-05 1998-12-11 United Microelectronics Corp Process for fabricating read-only memory cells
US6190966B1 (en) * 1997-03-25 2001-02-20 Vantis Corporation Process for fabricating semiconductor memory device with high data retention including silicon nitride etch stop layer formed at high temperature with low hydrogen ion concentration
US5966603A (en) * 1997-06-11 1999-10-12 Saifun Semiconductors Ltd. NROM fabrication method with a periphery portion
US6297096B1 (en) * 1997-06-11 2001-10-02 Saifun Semiconductors Ltd. NROM fabrication method
IL125604A (en) * 1997-07-30 2004-03-28 Saifun Semiconductors Ltd Non-volatile electrically erasable and programmble semiconductor memory cell utilizing asymmetrical charge
US6768165B1 (en) * 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
TW406378B (en) * 1998-02-03 2000-09-21 Taiwan Semiconductor Mfg The structure of read-only memory (ROM) and its manufacture method
US6030871A (en) * 1998-05-05 2000-02-29 Saifun Semiconductors Ltd. Process for producing two bit ROM cell utilizing angled implant
US6215148B1 (en) * 1998-05-20 2001-04-10 Saifun Semiconductors Ltd. NROM cell with improved programming, erasing and cycling
US6348711B1 (en) * 1998-05-20 2002-02-19 Saifun Semiconductors Ltd. NROM cell with self-aligned programming and erasure areas
US6133102A (en) * 1998-06-19 2000-10-17 Wu; Shye-Lin Method of fabricating double poly-gate high density multi-state flat mask ROM cells
KR100331545B1 (en) * 1998-07-22 2002-04-06 윤종용 Method of forming multi-layered titanium nitride film by multi-step chemical vapor deposition process and method of manufacturing semiconductor device using the same
TW380318B (en) 1998-07-29 2000-01-21 United Semiconductor Corp Manufacturing method for flash erasable programmable ROM
US6251731B1 (en) * 1998-08-10 2001-06-26 Acer Semiconductor Manufacturing, Inc. Method for fabricating high-density and high-speed nand-type mask roms
US6184089B1 (en) * 1999-01-27 2001-02-06 United Microelectronics Corp. Method of fabricating one-time programmable read only memory
US6181597B1 (en) * 1999-02-04 2001-01-30 Tower Semiconductor Ltd. EEPROM array using 2-bit non-volatile memory cells with serial read operations
US6157570A (en) 1999-02-04 2000-12-05 Tower Semiconductor Ltd. Program/erase endurance of EEPROM memory cells
US6081456A (en) * 1999-02-04 2000-06-27 Tower Semiconductor Ltd. Bit line control circuit for a memory array using 2-bit non-volatile memory cells
US6108240A (en) * 1999-02-04 2000-08-22 Tower Semiconductor Ltd. Implementation of EEPROM using intermediate gate voltage to avoid disturb conditions
US6147904A (en) * 1999-02-04 2000-11-14 Tower Semiconductor Ltd. Redundancy method and structure for 2-bit non-volatile memory cells
US6256231B1 (en) * 1999-02-04 2001-07-03 Tower Semiconductor Ltd. EEPROM array using 2-bit non-volatile memory cells and method of implementing same
US6134156A (en) * 1999-02-04 2000-10-17 Saifun Semiconductors Ltd. Method for initiating a retrieval procedure in virtual ground arrays
US6487050B1 (en) * 1999-02-22 2002-11-26 Seagate Technology Llc Disc drive with wear-resistant ramp coating of carbon nitride or metal nitride
US6044022A (en) * 1999-02-26 2000-03-28 Tower Semiconductor Ltd. Programmable configuration for EEPROMS including 2-bit non-volatile memory cell arrays
US6174758B1 (en) * 1999-03-03 2001-01-16 Tower Semiconductor Ltd. Semiconductor chip having fieldless array with salicide gates and methods for making same
US6208557B1 (en) 1999-05-21 2001-03-27 National Semiconductor Corporation EPROM and flash memory cells with source-side injection and a gate dielectric that traps hot electrons during programming
JP2000334976A (en) * 1999-05-31 2000-12-05 Canon Inc Ink jet recorder, ink supplying device and method for supplying ink
US6218695B1 (en) * 1999-06-28 2001-04-17 Tower Semiconductor Ltd. Area efficient column select circuitry for 2-bit non-volatile memory cells
US6255166B1 (en) * 1999-08-05 2001-07-03 Aalo Lsi Design & Device Technology, Inc. Nonvolatile memory cell, method of programming the same and nonvolatile memory array
US6204529B1 (en) * 1999-08-27 2001-03-20 Hsing Lan Lung 8 bit per cell non-volatile semiconductor memory structure utilizing trench technology and dielectric floating gate
US6303436B1 (en) * 1999-09-21 2001-10-16 Mosel Vitelic, Inc. Method for fabricating a type of trench mask ROM cell
FR2799570B1 (en) * 1999-10-08 2001-11-16 Itt Mfg Enterprises Inc IMPROVED ELECTRICAL SWITCH WITH MULTI-WAY TACTILE EFFECT AND SINGLE TRIGGER
US6240020B1 (en) * 1999-10-25 2001-05-29 Advanced Micro Devices Method of bitline shielding in conjunction with a precharging scheme for nand-based flash memory devices
US6175523B1 (en) * 1999-10-25 2001-01-16 Advanced Micro Devices, Inc Precharging mechanism and method for NAND-based flash memory devices
US6429063B1 (en) * 1999-10-26 2002-08-06 Saifun Semiconductors Ltd. NROM cell with generally decoupled primary and secondary injection
JP4923318B2 (en) * 1999-12-17 2012-04-25 ソニー株式会社 Nonvolatile semiconductor memory device and operation method thereof
US6291854B1 (en) * 1999-12-30 2001-09-18 United Microelectronics Corp. Electrically erasable and programmable read only memory device and manufacturing therefor
US6201737B1 (en) * 2000-01-28 2001-03-13 Advanced Micro Devices, Inc. Apparatus and method to characterize the threshold distribution in an NROM virtual ground array
US6272043B1 (en) * 2000-01-28 2001-08-07 Advanced Micro Devices, Inc. Apparatus and method of direct current sensing from source side in a virtual ground array
US6222768B1 (en) * 2000-01-28 2001-04-24 Advanced Micro Devices, Inc. Auto adjusting window placement scheme for an NROM virtual ground array
TW439276B (en) 2000-02-14 2001-06-07 United Microelectronics Corp Fabricating method of read only memory
US6215702B1 (en) * 2000-02-16 2001-04-10 Advanced Micro Devices, Inc. Method of maintaining constant erasing speeds for non-volatile memory cells
US6266281B1 (en) * 2000-02-16 2001-07-24 Advanced Micro Devices, Inc. Method of erasing non-volatile memory cells
US6243300B1 (en) * 2000-02-16 2001-06-05 Advanced Micro Devices, Inc. Substrate hole injection for neutralizing spillover charge generated during programming of a non-volatile memory cell
US6275414B1 (en) * 2000-05-16 2001-08-14 Advanced Micro Devices, Inc. Uniform bitline strapping of a non-volatile memory cell
US6269023B1 (en) * 2000-05-19 2001-07-31 Advanced Micro Devices, Inc. Method of programming a non-volatile memory cell using a current limiter
US6282118B1 (en) * 2000-10-06 2001-08-28 Macronix International Co. Ltd. Nonvolatile semiconductor memory device
JP4151229B2 (en) * 2000-10-26 2008-09-17 ソニー株式会社 Nonvolatile semiconductor memory device and manufacturing method thereof
US6602805B2 (en) * 2000-12-14 2003-08-05 Macronix International Co., Ltd. Method for forming gate dielectric layer in NROM
US6487114B2 (en) * 2001-02-28 2002-11-26 Macronix International Co., Ltd. Method of reading two-bit memories of NROM cell
US6461949B1 (en) * 2001-03-29 2002-10-08 Macronix International Co. Ltd. Method for fabricating a nitride read-only-memory (NROM)
TW480677B (en) * 2001-04-04 2002-03-21 Macronix Int Co Ltd Method of fabricating a nitride read only memory cell
TW480678B (en) * 2001-04-13 2002-03-21 Macronix Int Co Ltd Method for producing nitride read only memory (NROM)
JP4776801B2 (en) * 2001-04-24 2011-09-21 株式会社半導体エネルギー研究所 Memory circuit
US6576511B2 (en) * 2001-05-02 2003-06-10 Macronix International Co., Ltd. Method for forming nitride read only memory
TW494541B (en) * 2001-05-28 2002-07-11 Macronix Int Co Ltd Method for producing silicon nitride read-only-memory
US20020182829A1 (en) 2001-05-31 2002-12-05 Chia-Hsing Chen Method for forming nitride read only memory with indium pocket region
US6531887B2 (en) * 2001-06-01 2003-03-11 Macronix International Co., Ltd. One cell programmable switch using non-volatile cell
US6580135B2 (en) * 2001-06-18 2003-06-17 Macronix International Co., Ltd. Silicon nitride read only memory structure and method of programming and erasure
TW495974B (en) * 2001-06-21 2002-07-21 Macronix Int Co Ltd Manufacturing method for nitride read only memory
US6720614B2 (en) * 2001-08-07 2004-04-13 Macronix International Co., Ltd. Operation method for programming and erasing a data in a P-channel sonos memory cell
US6432778B1 (en) * 2001-08-07 2002-08-13 Macronix International Co. Ltd. Method of forming a system on chip (SOC) with nitride read only memory (NROM)
JP2003163292A (en) * 2001-08-13 2003-06-06 Halo Lsi Inc Twin nand device structure, its array operation and its fabricating method
US6617204B2 (en) * 2001-08-13 2003-09-09 Macronix International Co., Ltd. Method of forming the protective film to prevent nitride read only memory cell charging
JP4734799B2 (en) * 2001-08-24 2011-07-27 ソニー株式会社 Method for manufacturing nonvolatile semiconductor memory device
TW495977B (en) * 2001-09-28 2002-07-21 Macronix Int Co Ltd Erasing method for p-channel silicon nitride read only memory
TW507369B (en) * 2001-10-29 2002-10-21 Macronix Int Co Ltd Silicon nitride read only memory structure for preventing antenna effect
US6897522B2 (en) * 2001-10-31 2005-05-24 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
US6514831B1 (en) * 2001-11-14 2003-02-04 Macronix International Co., Ltd. Nitride read only memory cell
US6417053B1 (en) * 2001-11-20 2002-07-09 Macronix International Co., Ltd. Fabrication method for a silicon nitride read-only memory
US6486028B1 (en) * 2001-11-20 2002-11-26 Macronix International Co., Ltd. Method of fabricating a nitride read-only-memory cell vertical structure
US6885585B2 (en) * 2001-12-20 2005-04-26 Saifun Semiconductors Ltd. NROM NOR array
KR100437466B1 (en) * 2001-12-27 2004-06-23 삼성전자주식회사 Non-volatile memory device and method of fabricating the same
US6421275B1 (en) * 2002-01-22 2002-07-16 Macronix International Co. Ltd. Method for adjusting a reference current of a flash nitride read only memory (NROM) and device thereof
TW521429B (en) * 2002-03-11 2003-02-21 Macronix Int Co Ltd Structure of nitride ROM with protective diode and method for operating the same
US6498377B1 (en) 2002-03-21 2002-12-24 Macronix International, Co., Ltd. SONOS component having high dielectric property
TW529168B (en) * 2002-04-02 2003-04-21 Macronix Int Co Ltd Initialization method of P-type silicon nitride read only memory
JP3983105B2 (en) * 2002-05-29 2007-09-26 Ｎｅｃエレクトロニクス株式会社 Method for manufacturing nonvolatile semiconductor memory device
TW554489B (en) * 2002-06-20 2003-09-21 Macronix Int Co Ltd Method for fabricating mask ROM device
US20040000689A1 (en) * 2002-06-28 2004-01-01 Erh-Kun Lai Dual-bit MONOS/SONOS memory structure with non-continuous floating gate
US6607957B1 (en) * 2002-07-31 2003-08-19 Macronix International Co., Ltd. Method for fabricating nitride read only memory
US6610586B1 (en) * 2002-09-04 2003-08-26 Macronix International Co., Ltd. Method for fabricating nitride read-only memory
TWI305046B (en) * 2002-09-09 2009-01-01 Macronix Int Co Ltd
JP2004152924A (en) * 2002-10-30 2004-05-27 Renesas Technology Corp Semiconductor memory element and semiconductor device
US7339822B2 (en) * 2002-12-06 2008-03-04 Sandisk Corporation Current-limited latch
JP2004281662A (en) * 2003-03-14 2004-10-07 Toshiba Corp Semiconductor memory device and its manufacturing method
US6706599B1 (en) * 2003-03-20 2004-03-16 Motorola, Inc. Multi-bit non-volatile memory device and method therefor
KR100525910B1 (en) * 2003-03-31 2005-11-02 주식회사 하이닉스반도체 Method of programming a flash memory cell and method of programing an NAND flash memory using the same
JP4878743B2 (en) * 2003-10-02 2012-02-15 旺宏電子股▲ふん▼有限公司 Method of operating NAND type non-volatile memory cell
US7049651B2 (en) * 2003-11-17 2006-05-23 Infineon Technologies Ag Charge-trapping memory device including high permittivity strips
US7241654B2 (en) * 2003-12-17 2007-07-10 Micron Technology, Inc. Vertical NROM NAND flash memory array

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4330930A (en) * 1980-02-12 1982-05-25 General Instrument Corp. Electrically alterable read only memory semiconductor device made by low pressure chemical vapor deposition process
US6288943B1 (en) * 2000-07-12 2001-09-11 Taiwan Semiconductor Manufacturing Corporation Method for programming and reading 2-bit p-channel ETOX-cells with non-connecting HSG islands as floating gate
WO2003030264A1 (en) 2001-09-28 2003-04-10 Advanced Micro Devices, Inc. Non volatile memory cell structure using multilevel trapping dielectric
WO2003038907A1 (en) 2001-10-31 2003-05-08 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
EP1324380A2 (en) * 2001-12-20 2003-07-02 Saifun Semiconductors Ltd Non-volatile memory device and method of fabrication
US20030218205A1 (en) 2002-03-22 2003-11-27 Takashi Takamura Nonvolatile memory device
US20030193062A1 (en) * 2002-04-16 2003-10-16 Fuh-Cheng Jong Nonvolatile memory cell for prevention from second bit effect

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
LIU Z ET AL: "METAL NANOCRYSTAL MEMORIES-PART II: ELECTRICAL CHARACTERISTICS", IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 49, no. 9, September 2002 (2002-09-01), pages 1614 - 1622, XP001116668, ISSN: 0018-9383 *

Also Published As

Publication number Publication date
JP2011066436A (en) 2011-03-31
JP2007523501A (en) 2007-08-16
JP4866835B2 (en) 2012-02-01
EP2416367A3 (en) 2012-04-04
EP2416367A2 (en) 2012-02-08
US7616482B2 (en) 2009-11-10
TWI267990B (en) 2006-12-01
EP1719185A1 (en) 2006-11-08
US20060203555A1 (en) 2006-09-14
CN1922737B (en) 2010-05-05
US7072217B2 (en) 2006-07-04
US7911837B2 (en) 2011-03-22
KR100852849B1 (en) 2008-08-18
US20060203554A1 (en) 2006-09-14
US20050185466A1 (en) 2005-08-25
US7577027B2 (en) 2009-08-18
US20100039869A1 (en) 2010-02-18
KR20060118596A (en) 2006-11-23
CN1922737A (en) 2007-02-28
TW200532925A (en) 2005-10-01

Similar Documents

Publication Publication Date Title
US7911837B2 (en) Multi-state memory cell with asymmetric charge trapping
JP4422936B2 (en) Erasing method of twin MONOS memory array
US6657894B2 (en) Apparatus and method for programming virtual ground nonvolatile memory cell array without disturbing adjacent cells
US7359241B2 (en) In-service reconfigurable DRAM and flash memory device
US7982256B2 (en) Semiconductor memory device having DRAM cell mode and non-volatile memory cell mode and operation method thereof
US7502262B2 (en) NAND type flash memory array and method for operating the same
US7184316B2 (en) Non-volatile memory cell array having common drain lines and method of operating the same
US20060278913A1 (en) Non-volatile memory cells without diffusion junctions
US6798694B2 (en) Method for reducing drain disturb in programming
JP2005184029A (en) Nonvolatile storage element and semiconductor integrated circuit device
US6510085B1 (en) Method of channel hot electron programming for short channel NOR flash arrays
US4486859A (en) Electrically alterable read-only storage cell and method of operating same
US7088623B2 (en) Non-volatile memory technology suitable for flash and byte operation application
CN107093457B (en) Semiconductor device with a plurality of transistors
US6272046B1 (en) Individual source line to decrease column leakage
JP2005184028A (en) Nonvolatile storage element
JP2006236424A (en) Nonvolatile memory device, and its electron charges injection method

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DPEN Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 200580005600.6

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2005713587

Country of ref document: EP

Ref document number: 2007500871

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 1020067017023

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2005713587

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020067017023

Country of ref document: KR