WO2005091847A2 - Computer processor array - Google Patents

Computer processor array Download PDF

Info

Publication number
WO2005091847A2
WO2005091847A2 PCT/US2005/005140 US2005005140W WO2005091847A2 WO 2005091847 A2 WO2005091847 A2 WO 2005091847A2 US 2005005140 W US2005005140 W US 2005005140W WO 2005091847 A2 WO2005091847 A2 WO 2005091847A2
Authority
WO
WIPO (PCT)
Prior art keywords
computers
computer
array
computer array
task
Prior art date
Application number
PCT/US2005/005140
Other languages
French (fr)
Other versions
WO2005091847A3 (en
Inventor
Charles H. Moore
Original Assignee
Technology Properties, Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Technology Properties, Ltd. filed Critical Technology Properties, Ltd.
Priority to JP2007503910A priority Critical patent/JP4856053B2/en
Priority to EP05723250A priority patent/EP1784710A4/en
Publication of WO2005091847A2 publication Critical patent/WO2005091847A2/en
Publication of WO2005091847A3 publication Critical patent/WO2005091847A3/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061Partitioning or combining of resources
    • G06F9/5066Algorithms for mapping a plurality of inter-dependent sub-tasks onto a plurality of physical CPUs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G06F9/5044Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering hardware capabilities

Definitions

  • the present invention relates to the field of computers and computer processors, and more particularly to a method and means for connecting computers together such that the overall speed and efficiency of the combined computers is optimized.
  • the predominant current usage of the present inventive computer array is in the combination of multiple computers on a single microchip, wherein cooperation of the computers to achieve a unified object is desirable.
  • a known embodiment of the present invention is an array of computers, each computer having its own memory and being capable of independent computational functions.
  • a task such as the implementation of a digital radio, a digital stereo preamplifier, a Global Positioning System (“GPS") receiver unit, a radio transceiver, a speech recognition device, or any of many other such functions, is divided into a plurality of sub-operations, and each operation is assigned to one of the computers at initiation of the operation of the array.
  • the computer array is implemented on a single die, with at least some computers near the edge of the die being configured to accomplish input and output tasks. Connections between the computers are arranged to keep the implementation of the device relatively simple, while minimizing the number of "hops" required to communicate across the array.
  • the computers are arranged in a 5 by 5 matrix wherein each of the computers connects directly to three of its neighbor computers by a parallel connection, although other types and quantities of connections are within the scope of the invention.
  • the inventor has found that, although assigning a separate task initially to each of the computers may result in some idle time for some or all of the computers, the lack of complexity and inherent efficiency of the arrangement will more than make up for any inefficiency caused by such idle time, and the overall speed and ease of the accomplishment of the task is greatly enhanced.
  • Fig. 1 is a diagrammatic view of a computer array, according to the present invention
  • Fig. 2 is a block diagrammatic view of an example of one of the computers of Fig. 1
  • Fig. 3 is a diagrammatic view of a computer array configured for a specific application, according to the present invention
  • Fig. 4 is a flow diagram depicting an example of the present inventive method.
  • a known mode for carrying out the invention is an array of individual computers.
  • the inventive computer array is depicted in a diagrammatic view in Fig. 1 and is designated therein by the general reference character 10.
  • the computer array 10 has a plurality (twenty five in the example shown) of computers 12.
  • each of the computers 12 is a generally independently functioning computer, as will be discussed in more detail hereinafter.
  • the computers 12 are interconnected by a plurality (the quantities of which will be discussed in more detail hereinafter) of interconnecting data lines 16.
  • the data lines 16 are asynchronous high speed parallel data lines, although it is within the scope of the invention that other interconnecting means (such as serial data lines) might be employed for the purpose.
  • the individual computers 12 In the present embodiment of the array 10, not only is data communication between the computers 12 asynchronous, the individual computers 12 also operate in an asynchronous mode. While this is not a necessary aspect of the invention, it is thought by the inventor to provide important advantages.
  • a clock signal does not have to be distributed throughout the computer array 12, a great deal of power is saved, and one skilled in the art will know that this is an important advantage. Furthermore, not having to distribute a clock signal eliminates many timing problems that could limit the size of the array 12 or cause other known difficulties.
  • the view of Fig. 1 is not intended to be a layout diagram of the computers 12. Rather, this view illustrates an example of possible interconnections of the computers 12. In the view of Fig. 1 it can be seen that adjacent examples of the computers 12 are connected to three of the neighbor computers 12 by three of the data lines 16.
  • this quantity of data lines 16 is a reasonable quantity, since it minimizes the necessary quantity of metal layers on the die 14, while providing sufficient data paths that a minimum number of "hops" is required to communicate from one of the computers 12 on the perimeter of the array 10 to even the most interior computer 12, where the term “hops” is used to mean the connections or transfers between the computers 12 through which a signal must travel to move from one of the computers 12 to another computer 12.
  • a flash memory 18 and a RAM 20 are "off chip", meaning that they are not on the die 14, although it is within the scope of the invention that one or both of these might conceivably be located on the die 14.
  • the flash memory 18 is used to load initial programs into the computers 12 at power up, and the RAM 20 is used in the conventional manner.
  • a memory controller computer 12a controls access to memory in the flash memory 18 and the RAM 20.
  • the flash memory 18 uses a serial data line 22 to transfer data to and through the memory controller computer 12a, while the RAM 20 utilizes a parallel data bus 24, because it is desirable to have as fast as possible a connection to the RAM 20.
  • the example of the memory controller computer 12a serves to illustrate an important aspect of the present invention. While, according to the present invention, the several computers 12 are either exactly or essentially alike, they each can be configured to perform very distinct and different functions.
  • the computers 12 are essentially identical computers in that the structure, circuitry, layout, and operational characteristics are essentially the same. Some examples of minor differences that may be optionally provided will be discussed herein.
  • the arrays 10, 10a of the present invention are arrays of computers 12 that are all essentially the same.
  • the present arrays 10, 10a are homogeneous arrays rather than heterogeneous arrays of computers which are designed from the outset to perform different functions.
  • the computers 12 of the present homogeneous arrays 10, 10a are all essentially the same, they can be adapted for special purposes by the addition of a small amount of additional circuitry, as will be discussed in more detail hereinafter.
  • the arrays 10, 10a can be used for a great many different purposes. Further, even if some modification is required or desirable for some special purpose, such modification can be easily accomplished during the manufacture of the devices.
  • the memory controller computer 12a is just one such example of one of the computers
  • the memory controller computer 12a it is expected that it might be beneficial for the memory controller computer 12a to have a greater quantity of the data lines 16 to connect it to the remainder of the computers 12 than just the quantity of three, previously discussed.
  • many of the computers 12 in the computer array 10 will have different functions. Accordingly, it is thought that it will be most beneficial for the computers 12 nearest the edge of the die 14 to have input/output functions, since it will be easier to connect to the required pins from those external computers 12 if they are placed on the edge of the die 14.
  • the interior computers 12 (those which are not on the outside of the computer array 10) will, therefore, be used more to accomplish computational and control functions, or other functions which typically require less input/output capability.
  • a plurality of input/output circuits 26 are associated with the corresponding computers 12, and provide the input/output functions, which will be discussed in more detail in an example hereinafter. Since the various input/output circuits 26 might each differ, according to their intended respective functions, they are designated by the differentiating designations 26a through 26p inclusive.
  • Fig. 2 is a block diagrammatic view of an example of one of the computers 12 of Fig. 1. As can be seen in the view of Fig. 2, the computer 12 has a processor 28, a ROM 30 and a
  • Fig. 3 is a diagrammatic representation of an example of a computer array 10a showing one possible allocation of the computers 12 therein.
  • the example of the computer array 10a of Fig. 3 differs from the first example of the computer array 10 of Fig. 1 in the allocation of the computers 12, as will be discussed in more detail hereinafter.
  • the view of Fig. 3 is not intended as a layout diagram and, therefore, is not intended to indicate a necessary physical placement of any of the computers 12. Nevertheless, the example of Fig.
  • the quantity of twenty five computers is well suited to maximize the usage of available space on the die 14. It is anticipated that, even in many applications where all twenty five of the computers 12 are not required, it may well be cost efficient to use an array such as the example here described. It should be noted that the 5 by 5 arrangement of the computer array 10a and the quantity of twenty five of the computers 12, while thought to be a useful arrangement and quantity (as discussed above), is by no means thought to be the only useful arrangement and quantity. Presently, a 6 by 4 matrix having 24 of the computers 12 in the matrix, as discussed previously in relation to Fig. 1, is thought to have some particular advantages. For example, in an array wherein there are even numbers of the computers 12, the array can be made up of a plurality of 2 by 2 blocks of the computers.
  • each of the computers 12 can be made to be a mirror image of the computers across from it in the block. This might make easier the task of computer design and interconnection layout. Indeed, factors to be discussed in more detail hereinafter dictate that essentially any quantity, from as few as four, up to and including literally thousands of the computers, could be arrayed together according to the present invention. Also, although the example of Fig. 1 shows three of the data lines 16 connecting each of the computers 12 to its neighbors, the inventor believes that another useful arrangement would be to have data lines 16 connecting each of the computers 12 to all of its nearest neighbor computers 12. In such a connection arrangement, the number of data lines 16 connected to each of the computer 12 would vary according to the placement of each computer 12 in the array 10, 10a. The example computer array 10a of Fig.
  • FIG. 3 has the computers 12 assigned to tasks such as might be useful to create a global positioning system ("GPS") receiver.
  • GPS global positioning system
  • FIG. 3 is presented only as an example of how various tasks might be assigned to the various computers 12. Interconnections are not shown, as they will not be substantially different from the example of Fig. 1, except as might be necessary or desirable to accomplish the specific tasks described.
  • the computer array 10a has a computational core 34 which includes computers 12q through 12v, inclusive.
  • the peripheral computers, 12a through 12p are configured generally for input and output, as will be described in more detail hereinafter. Note that in the diagrammatic example of Fig. 3 the input/output circuits 26 which were shown separately in Fig. 1 are not shown separately.
  • the input/output circuits 26 may be considered to be variations in the individual computers 12a through 12w. Whether the input/output circuits 26 are shown separately or are included as a part of the variations between the generally similar computers 12a through 12w is merely a difference in the manner of diagrammatic presentation.
  • computer 12i is configured to be a RAM input/output device
  • computer 12j is configured to be a flash memory input/output device.
  • this example shows a variation in that the computer array 10 of Fig. 1 has a single computer 12 for handling the input and output from both the flash memory 18 and the RAM 20 (Fig. 1), while the present example of the computer array 10a divides these tasks between computers 12.
  • Such a variation is typical of many such variations that might be applied to the computer array 10, 10a.
  • computers 12a through 12d are configured for input and output to external devices.
  • computers 12a through 12d implement a LAN interface, a USB interface, a Fire wire interface, and a wireless interface, respectively.
  • One skilled in the art will be familiar with the pin out and hardware protocols necessary to implement each of these functions in the computers 12a through 12d.
  • one of the computers 12a through 12d could be used to implement a video output.
  • fewer than the four input/output computers 12a through. 12d might be required.
  • only a USB interface might be sufficient input/output to external devices.
  • the computer 12e provides a hardware control (which is a digital input and output) for setting parameters of the remainder of the receiver (not shown) external to the computer array 10a.
  • the computer 12f provides hardware monitoring (which is an analog input and output) for monitoring parameters of operational aspects of the receiver.
  • the hardware monitoring and control allows the computer array 10a to determine how well the rest of the GPS receiver is operating, as well as providing a means to set or modify various operating configurations of the rest of the receiver external to the computer array 10a.
  • Computers 12o and 12p are configured and programmed to sample and process received RF signals (analog to digital conversion) and the computer 12n is configured and programmed to provide reference frequencies for frequency down conversion prior to sampling (digital to analog conversion).
  • Computer 12w and 12x are configured and programmed to decode the forward error corrected ("FEC”) bit stream from the GPS signal.
  • FEC forward error corrected
  • Computer 12y and 12h are optionally used for decrypting aspects of the GPS bit stream after reception demodulation. Note that the use of computers 12y and 12h as described is optional because encryption and decryption will not normally be required in a GPS receiver.
  • Computer 121 is configured and programmed to communicate with additional computer array(s) 10, as may be necessary or desirable.
  • computers 12 not specifically discussed above will either be spares (not used), or else could optionally be used to provide additional input and/or output functions and/or redundancy for the other computers 12.
  • Fig. 4 is a flow diagram depicting an example of an inventive computer array method
  • inventive computer array 10, 10a and associated method are intended to be widely used in a great variety of computer applications. It is expected that it they will be particularly useful in computer intensive applications wherein a great number of different but related functions need to be accomplished. It is expected that some of the best applications for the inventive computer array 10, 10a, and associated method, will be where the needed tasks can be divided such that each of the computers 12 has computational requirements which are nearly equal to that of the others. However, even where some of the computers 12 might sometimes, or even always, be working at far less than their maximum capabilities, the inventor has found that the overall efficiency and speed of the computer array 10, 10a will generally exceed that of prior art computer arrays wherein tasks might be assigned dynamically.
  • the present inventive computer array 10, 10a will best be implemented using the Forth computer language, which is inherently segmented to readily divide tasks as required to implement the invention. Color Forth is a recent variation of the Forth language which would be equally applicable. Since the computer array 10, 10a and computer array method 36 of the present invention may be readily produced and integrated with existing tasks, input/output devices, and the like, and since the advantages as described herein are provided, it is expected that they will be readily accepted in the industry. For these and other reasons, it is expected that the utility and industrial applicability of the invention will be both significant in scope and long-lasting in duration.

Abstract

A computer array (10) has a plurality of computers (12) for accomplishing a larger task that is divided into smaller tasks, each of the smaller tasks being assigned to one or more of the computers (12). Each of the computers (12) may be configured for specific functions and individual input/output circuits (26) associated with exterior computers (12) are specifically adapted for paticular input/output functions. An example of 25 Computers (12) arranged in the computer array (10) has a centralized computational core (34) with the computers (12) nearer the edge of the die (14) being configured for input and/or output.

Description

COMPUTER PROCESSOR ARRAY
Inventor: Charles H. Moore
BACKGROUND OF THE INVENTION
Field of the Invention The present invention relates to the field of computers and computer processors, and more particularly to a method and means for connecting computers together such that the overall speed and efficiency of the combined computers is optimized. The predominant current usage of the present inventive computer array is in the combination of multiple computers on a single microchip, wherein cooperation of the computers to achieve a unified object is desirable.
Description of the Background Art In the art of computing, processing speed is a much desired quality, and the quest to create faster computers and processors is ongoing. Since, for any given state of the art, the maximum available processor speed is finite, there have been efforts to use multiple processors or multiple computers to speed up operations. It is known in the art to combine a plurality of computer processors or computers to divide a task or computation, such that the task is achieved in a minimum amount of time. An example is a multi-threading application wherein different program threads are operated upon by different processors. As discussed above, it is a given that it is desirable to speed up the operation of a computer process. However no prior art method or apparatus has achieved an optimal speed for the performance of many computer operations. SUMMARY
Accordingly, it is an object of the present invention to provide an apparatus and method for increasing computer processing speed. It is still another object of the present invention to provide an apparatus and method for providing substantial computing power inexpensively. It is yet another object of the present invention to provide an apparatus and method for increasing the operational speed of a multi-computer array. It is still another object of the present invention to provide an apparatus and method for accomplishing computational intensive tasks. Briefly, a known embodiment of the present invention is an array of computers, each computer having its own memory and being capable of independent computational functions. A task, such as the implementation of a digital radio, a digital stereo preamplifier, a Global Positioning System ("GPS") receiver unit, a radio transceiver, a speech recognition device, or any of many other such functions, is divided into a plurality of sub-operations, and each operation is assigned to one of the computers at initiation of the operation of the array. In the embodiment of the invention described, the computer array is implemented on a single die, with at least some computers near the edge of the die being configured to accomplish input and output tasks. Connections between the computers are arranged to keep the implementation of the device relatively simple, while minimizing the number of "hops" required to communicate across the array. In a described embodiment, the computers are arranged in a 5 by 5 matrix wherein each of the computers connects directly to three of its neighbor computers by a parallel connection, although other types and quantities of connections are within the scope of the invention. The inventor has found that, although assigning a separate task initially to each of the computers may result in some idle time for some or all of the computers, the lack of complexity and inherent efficiency of the arrangement will more than make up for any inefficiency caused by such idle time, and the overall speed and ease of the accomplishment of the task is greatly enhanced. These and other objects and advantages of the present invention will become clear to those skilled in the art iri view of the description of modes of carrying out the invention, and the industrial applicability thereof, as described herein and as illustrated in the several figures of the drawing. The objects and advantages listed are not an exhaustive list of all possible advantages of the invention. Moreover, it will be possible to practice the invention even where one or more of the intended objects and/or advantages might be absent or not required in the application. Further, those skilled in the art will recognize that various embodiments of the present invention may achieve one or more, but not necessarily all, of the described objects and/or advantages. Accordingly, the objects and/or advantages described herein are not essential elements of the present invention, and should not be construed as limitations.
BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a diagrammatic view of a computer array, according to the present invention; Fig. 2 is a block diagrammatic view of an example of one of the computers of Fig. 1; Fig. 3 is a diagrammatic view of a computer array configured for a specific application, according to the present invention; and Fig. 4 is a flow diagram depicting an example of the present inventive method.
DETAILED DESCRIPTION OF THE INVENTION
This invention is described in the following description with reference to the Figures, in which like numbers, represent the same or similar elements. While this invention is described in terms of modes for achieving this invention's objectives, it will be appreciated by those skilled in the art that variations may be accomplished in view of these teachings without deviating from the spirit or scope of the present invention. The method form of the invention may be practiced by combining one or more machine readable storage devices containing the code, according to the present invention, with appropriate standard computer hardware to execute the code contained therein. The embodiments and variations of the invention described herein, and/or shown in the drawings, are presented by way of example only and are not limiting as to the scope of the invention. Unless otherwise specifically stated, individual aspects and components of the invention may be omitted or modified, or may have substituted therefore known equivalents, or as yet unknown substitutes such as may be developed in the future or such as may be found to be acceptable substitutes in the future. The invention may also be modified for a variety of applications while remaining within the spirit and scope of the claimed invention, since the range of potential applications is great, and since it is intended that the present invention be adaptable to many such variations. A known mode for carrying out the invention is an array of individual computers. The inventive computer array is depicted in a diagrammatic view in Fig. 1 and is designated therein by the general reference character 10. The computer array 10 has a plurality (twenty five in the example shown) of computers 12. In the example shown, all of the computers 12 are located on a single die 14. According to the present invention, each of the computers 12 is a generally independently functioning computer, as will be discussed in more detail hereinafter. The computers 12 are interconnected by a plurality (the quantities of which will be discussed in more detail hereinafter) of interconnecting data lines 16. In this example, the data lines 16 are asynchronous high speed parallel data lines, although it is within the scope of the invention that other interconnecting means (such as serial data lines) might be employed for the purpose. In the present embodiment of the array 10, not only is data communication between the computers 12 asynchronous, the individual computers 12 also operate in an asynchronous mode. While this is not a necessary aspect of the invention, it is thought by the inventor to provide important advantages. For example, since a clock signal does not have to be distributed throughout the computer array 12, a great deal of power is saved, and one skilled in the art will know that this is an important advantage. Furthermore, not having to distribute a clock signal eliminates many timing problems that could limit the size of the array 12 or cause other known difficulties. It should be noted that the view of Fig. 1 is not intended to be a layout diagram of the computers 12. Rather, this view illustrates an example of possible interconnections of the computers 12. In the view of Fig. 1 it can be seen that adjacent examples of the computers 12 are connected to three of the neighbor computers 12 by three of the data lines 16. It is thought by the inventor that this quantity of data lines 16 is a reasonable quantity, since it minimizes the necessary quantity of metal layers on the die 14, while providing sufficient data paths that a minimum number of "hops" is required to communicate from one of the computers 12 on the perimeter of the array 10 to even the most interior computer 12, where the term "hops" is used to mean the connections or transfers between the computers 12 through which a signal must travel to move from one of the computers 12 to another computer 12. Also pictured in the view of Fig. 1 are a flash memory 18 and a RAM 20. In the embodiment shown, the flash memory 18 and the RAM 20 are "off chip", meaning that they are not on the die 14, although it is within the scope of the invention that one or both of these might conceivably be located on the die 14. The flash memory 18 is used to load initial programs into the computers 12 at power up, and the RAM 20 is used in the conventional manner. A memory controller computer 12a controls access to memory in the flash memory 18 and the RAM 20. In the embodiment of the invention described, the flash memory 18 uses a serial data line 22 to transfer data to and through the memory controller computer 12a, while the RAM 20 utilizes a parallel data bus 24, because it is desirable to have as fast as possible a connection to the RAM 20. The example of the memory controller computer 12a serves to illustrate an important aspect of the present invention. While, according to the present invention, the several computers 12 are either exactly or essentially alike, they each can be configured to perform very distinct and different functions. It should be noted that, according to the present invention, the computers 12 are essentially identical computers in that the structure, circuitry, layout, and operational characteristics are essentially the same. Some examples of minor differences that may be optionally provided will be discussed herein. However, it remains true that the arrays 10, 10a of the present invention are arrays of computers 12 that are all essentially the same. In other words, the present arrays 10, 10a are homogeneous arrays rather than heterogeneous arrays of computers which are designed from the outset to perform different functions. Although the computers 12 of the present homogeneous arrays 10, 10a are all essentially the same, they can be adapted for special purposes by the addition of a small amount of additional circuitry, as will be discussed in more detail hereinafter. Among the many advantages of the homogeneous arrays of the present invention is versatility. According to the present invention, the arrays 10, 10a can be used for a great many different purposes. Further, even if some modification is required or desirable for some special purpose, such modification can be easily accomplished during the manufacture of the devices. The memory controller computer 12a is just one such example of one of the computers
12 performing a dedicated function. As can be seen in the example of Fig. 1, it is expected that it might be beneficial for the memory controller computer 12a to have a greater quantity of the data lines 16 to connect it to the remainder of the computers 12 than just the quantity of three, previously discussed. As discussed briefly above, many of the computers 12 in the computer array 10 will have different functions. Accordingly, it is thought that it will be most beneficial for the computers 12 nearest the edge of the die 14 to have input/output functions, since it will be easier to connect to the required pins from those external computers 12 if they are placed on the edge of the die 14. The interior computers 12 (those which are not on the outside of the computer array 10) will, therefore, be used more to accomplish computational and control functions, or other functions which typically require less input/output capability. In the view of Fig. 1, a plurality of input/output circuits 26 are associated with the corresponding computers 12, and provide the input/output functions, which will be discussed in more detail in an example hereinafter. Since the various input/output circuits 26 might each differ, according to their intended respective functions, they are designated by the differentiating designations 26a through 26p inclusive. Fig. 2 is a block diagrammatic view of an example of one of the computers 12 of Fig. 1. As can be seen in the view of Fig. 2, the computer 12 has a processor 28, a ROM 30 and a
RAM 32. As discussed previously herein, the computer 12 is, therefore, capable of performing its assigned function generally independently from all of the other computers 12 in the computer array 10 (Fig. 1). Fig. 3 is a diagrammatic representation of an example of a computer array 10a showing one possible allocation of the computers 12 therein. The example of the computer array 10a of Fig. 3 differs from the first example of the computer array 10 of Fig. 1 in the allocation of the computers 12, as will be discussed in more detail hereinafter. It should be noted that, as with the view of Fig. 1, the view of Fig. 3 is not intended as a layout diagram and, therefore, is not intended to indicate a necessary physical placement of any of the computers 12. Nevertheless, the example of Fig. 3 is indicative of the fact that it is thought that the 5 by 5 computer array 10a is a useful physical arrangement of the computers 12. According to this arrangement there are sufficiently few computers that not too many are buried deep within the computer array 10a, such that more than a few "hops" would be required to relay data from one of the exterior computers 12, through others of the computers 12, to an interior computer
12. Further, the quantity of twenty five computers is well suited to maximize the usage of available space on the die 14. It is anticipated that, even in many applications where all twenty five of the computers 12 are not required, it may well be cost efficient to use an array such as the example here described. It should be noted that the 5 by 5 arrangement of the computer array 10a and the quantity of twenty five of the computers 12, while thought to be a useful arrangement and quantity (as discussed above), is by no means thought to be the only useful arrangement and quantity. Presently, a 6 by 4 matrix having 24 of the computers 12 in the matrix, as discussed previously in relation to Fig. 1, is thought to have some particular advantages. For example, in an array wherein there are even numbers of the computers 12, the array can be made up of a plurality of 2 by 2 blocks of the computers. In such case, each of the computers 12 can be made to be a mirror image of the computers across from it in the block. This might make easier the task of computer design and interconnection layout. Indeed, factors to be discussed in more detail hereinafter dictate that essentially any quantity, from as few as four, up to and including literally thousands of the computers, could be arrayed together according to the present invention. Also, although the example of Fig. 1 shows three of the data lines 16 connecting each of the computers 12 to its neighbors, the inventor believes that another useful arrangement would be to have data lines 16 connecting each of the computers 12 to all of its nearest neighbor computers 12. In such a connection arrangement, the number of data lines 16 connected to each of the computer 12 would vary according to the placement of each computer 12 in the array 10, 10a. The example computer array 10a of Fig. 3 has the computers 12 assigned to tasks such as might be useful to create a global positioning system ("GPS") receiver. This example of Fig. 3 is presented only as an example of how various tasks might be assigned to the various computers 12. Interconnections are not shown, as they will not be substantially different from the example of Fig. 1, except as might be necessary or desirable to accomplish the specific tasks described. In the example of Fig. 3 it can be seen that the computer array 10a has a computational core 34 which includes computers 12q through 12v, inclusive. The peripheral computers, 12a through 12p, are configured generally for input and output, as will be described in more detail hereinafter. Note that in the diagrammatic example of Fig. 3 the input/output circuits 26 which were shown separately in Fig. 1 are not shown separately. This is an example of the fact that the input/output circuits 26 may be considered to be variations in the individual computers 12a through 12w. Whether the input/output circuits 26 are shown separately or are included as a part of the variations between the generally similar computers 12a through 12w is merely a difference in the manner of diagrammatic presentation. In the example of Fig. 3, computer 12i is configured to be a RAM input/output device, while computer 12j is configured to be a flash memory input/output device. By a comparison to the example of Fig. 1, it can be seen that this example shows a variation in that the computer array 10 of Fig. 1 has a single computer 12 for handling the input and output from both the flash memory 18 and the RAM 20 (Fig. 1), while the present example of the computer array 10a divides these tasks between computers 12. Such a variation is typical of many such variations that might be applied to the computer array 10, 10a. Returning to a discussion of the peripheral computers 12a through 12p, the computers
12a through 12d are configured for input and output to external devices. In the example shown, computers 12a through 12d implement a LAN interface, a USB interface, a Fire wire interface, and a wireless interface, respectively. One skilled in the art will be familiar with the pin out and hardware protocols necessary to implement each of these functions in the computers 12a through 12d. Alternatively, one of the computers 12a through 12d could be used to implement a video output. In some applications fewer than the four input/output computers 12a through. 12d might be required. For example, in some applications, only a USB interface might be sufficient input/output to external devices. In the GPS receiver example of Fig. 3, the computer 12e provides a hardware control (which is a digital input and output) for setting parameters of the remainder of the receiver (not shown) external to the computer array 10a. The computer 12f provides hardware monitoring (which is an analog input and output) for monitoring parameters of operational aspects of the receiver. The hardware monitoring and control allows the computer array 10a to determine how well the rest of the GPS receiver is operating, as well as providing a means to set or modify various operating configurations of the rest of the receiver external to the computer array 10a. Computers 12o and 12p are configured and programmed to sample and process received RF signals (analog to digital conversion) and the computer 12n is configured and programmed to provide reference frequencies for frequency down conversion prior to sampling (digital to analog conversion). Computer 12w and 12x are configured and programmed to decode the forward error corrected ("FEC") bit stream from the GPS signal.
The FEC used in GPS signals will be familiar to on skilled in the art of GPS receivers. Computer 12y and 12h are optionally used for decrypting aspects of the GPS bit stream after reception demodulation. Note that the use of computers 12y and 12h as described is optional because encryption and decryption will not normally be required in a GPS receiver.
Although some parts of a GPS signal are encrypted, a commercial receiver will generally not have access to those. However, encryption will be required in a military version of a GPS receiver. Computer 121 is configured and programmed to communicate with additional computer array(s) 10, as may be necessary or desirable. In the example of1 the computer array 10a of Fig. 3, computers 12 not specifically discussed above will either be spares (not used), or else could optionally be used to provide additional input and/or output functions and/or redundancy for the other computers 12. Fig. 4 is a flow diagram depicting an example of an inventive computer array method
36, which will be understood in light of the preceding discussion of the computer array 10,
10a. In a "provide interconnected computers" 38 operation, the computers 12 described previously herein are provided in the computer array 10 with the interconnecting data lines 16. In a "configure computers for tasks" 40 operation, the provided computers 12 are provided with the distinctive data lines 16 and any other features which might be required to adapt the computer array 10 to a particular application. Of course, the preceding operations
38 and 40 will be accomplished prior to and during the manufacture of the computer array 10. In an "assign tasks to computers" 42 operation, it is decided what portions of a particular task are best accomplished by which of the computers 12, and a program is written to assign and accomplish such tasks. When the computer array 10 is to be used, in an "initialize computers" 44 operation, the individual tasks are loaded into the computer RAM 32 of the computer 12 and operation is begun. One skilled in the art will recognize that the listed operations of the computer array method 36 are not an exhaustive list of operations which will be used in conjunction with the manufacture and operation of the computer array 10, 10a. As just one example, one skilled in the art will recognize that, upon initialization of the computer array 10, 10a, a test routine will be run. Various modifications may be made to the invention without altering its value or scope. For example, other quantities or arrangements of the computers 12 than those specifically discussed herein would be entirely within the spirit and scope of the invention. While specific examples of the arrangement and use of the computers 12 have been discussed herein, it is expected that there will be a great many applications for the inventive computer array 10 which have not yet been envisioned. Indeed, it is one of the advantages of the present invention that the inventive method and apparatus may be adapted to a great variety of uses. All of the above are only some of the examples of available embodiments of the present invention. Those skilled in the art will readily observe that numerous other modifications and alterations may be made without departing from the spirit and scope of the invention. Accordingly, the disclosure herein is not intended as limiting and the appended claims are to be interpreted as encompassing the entire scope of the invention.
INDUSTRIAL APPLICABILITY The inventive computer array 10, 10a and associated method are intended to be widely used in a great variety of computer applications. It is expected that it they will be particularly useful in computer intensive applications wherein a great number of different but related functions need to be accomplished. It is expected that some of the best applications for the inventive computer array 10, 10a, and associated method, will be where the needed tasks can be divided such that each of the computers 12 has computational requirements which are nearly equal to that of the others. However, even where some of the computers 12 might sometimes, or even always, be working at far less than their maximum capabilities, the inventor has found that the overall efficiency and speed of the computer array 10, 10a will generally exceed that of prior art computer arrays wherein tasks might be assigned dynamically. It should be noted that there might be many applications wherein it would be advantageous to have more than one of the computer arrays 10, 10a. One of many such possible examples would be where a digital radio might require a GPS input. In such an example the radio might be implemented by one computer array 10, which receives input from a separate computer array 10 configured to accomplish the function of a GPS. It should further be noted that, although the computers 12 may be optimized to do an individual task, as discussed in the examples above, if that task is not needed in a particular application, the computers 12 can easily be programmed to perform some other task, as might be limited only by the imagination of the programmer. It is anticipated that the present inventive computer array 10, 10a will best be implemented using the Forth computer language, which is inherently segmented to readily divide tasks as required to implement the invention. Color Forth is a recent variation of the Forth language which would be equally applicable. Since the computer array 10, 10a and computer array method 36 of the present invention may be readily produced and integrated with existing tasks, input/output devices, and the like, and since the advantages as described herein are provided, it is expected that they will be readily accepted in the industry. For these and other reasons, it is expected that the utility and industrial applicability of the invention will be both significant in scope and long-lasting in duration.

Claims

I CLAIM:
1. A computer array, comprising: a plurality of computers; and a plurality of data paths connecting the computers; wherein: at least some of the computers are assigned a task different from that assigned to the other computers.
2. The computer array of claim 1, wherein: each of the computers is assigned a task different from that of the other computers.
3. The computer array of claim 1, wherein: at least some of the computers are configured for specific input functions.
4. The computer array of claim 1, wherein: at least some of the computers are configured for specific output functions.
5. The computer array of claim 1, wherein: communication between the computers is asynchronous.
6. The computer array of claim 1 , wherein: communication between the computers is via a plurality of parallel data lines.
7. The computer array of claim 1 , wherein: each of the computers is hard wired to communicate with at least three of the plurality of computers.
8. The computer array of claim 1 , wherein: the quantity of computers is 25.
9. The computer array of claim 1 , wherein: the computers are physically arrayed in a 5 by 5 array.
10. The computer array of claim 1 , wherein: at least some of the computers are physically arrayed in a 4 by 6 array.
11. The computer array of claim 1 , wherein: the quantity of computers along each side of the array is an even number.
12. The computer array of claim 1 , wherein: at least one of the computers is in direct communication with an external memory source.
13. The computer array of claim 1 , wherein: at least one of the computers communicates data from an external memory source to at least some of the plurality of computers.
14. A method for performing a computerized job, comprising: providing a plurality of computers; and assigning a different task to at least some of the computers.
15. The method of claim 14, wherein: at least one of the computers is assigned to communicate with a flash memory.
16. The method of claim 14, wherein: at least one of the computers is assigned to communicate with a random access memory.
17. The method of claim 14, wherein: at least one of the computers is assigned to accomplish an input/output function.
18. The method of claim 14, wherein: one of the computers routes assignments to the remainder of the computers.
19. A computer array, comprising: a plurality of computers; and a plurality of data connections between the computers; wherein at least some of the computers are programmed to perform different functions.
20. The computer array of claim 19, wherein: the different functions work together to accomplish a task.
21. The computer array of claim 19, wherein: each of the functions is programmed into the respective computers when the computer array is initialized.
22. The computer array of claim 19, wherein: communication between the computers is asynchronous.
23. A method for accomplishing a task using a plurality of computers, comprising: dividing a task into operational components and assigning each of the operational components to one of the computers; programming at least some of the computers to accomplish each of the operational components.
24. The method for accomplishing a task of claim 23, wherein: the operational components are operations used in accomplishing a global positioning system receiver.
25. The method for accomplishing a task of claim 23, wherein: before the task is begun, programming the computers to accomplish each of the operational components.
26. The method for accomplishing a task of claim 23, wherein: the computers are arranged in a computer array.
PCT/US2005/005140 2004-03-16 2005-02-18 Computer processor array WO2005091847A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2007503910A JP4856053B2 (en) 2004-03-16 2005-02-18 Computer processor array
EP05723250A EP1784710A4 (en) 2004-03-16 2005-02-18 Computer processor array

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/801,942 US7937557B2 (en) 2004-03-16 2004-03-16 System and method for intercommunication between computers in an array
US10/801,942 2004-03-16

Publications (2)

Publication Number Publication Date
WO2005091847A2 true WO2005091847A2 (en) 2005-10-06
WO2005091847A3 WO2005091847A3 (en) 2009-03-26

Family

ID=35056654

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/005140 WO2005091847A2 (en) 2004-03-16 2005-02-18 Computer processor array

Country Status (6)

Country Link
US (2) US7937557B2 (en)
EP (1) EP1784710A4 (en)
JP (1) JP4856053B2 (en)
KR (1) KR20070006845A (en)
CN (1) CN101421703A (en)
WO (1) WO2005091847A2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007098024A2 (en) 2006-02-16 2007-08-30 Vns Portfolio Llc Allocation of resources among an array of computers
EP1840742A2 (en) 2006-03-31 2007-10-03 Technology Properties Limited Method and apparatus for operating a computer processor array
EP1986094A1 (en) * 2007-04-27 2008-10-29 Technology Properties Limited System and method for processing data in a series of computers
US7555637B2 (en) 2007-04-27 2009-06-30 Vns Portfolio Llc Multi-port read/write operations based on register bits set for indicating select ports and transfer directions
US7617383B2 (en) 2006-02-16 2009-11-10 Vns Portfolio Llc Circular register arrays of a computer

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7904695B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous power saving computer
US7966481B2 (en) 2006-02-16 2011-06-21 Vns Portfolio Llc Computer system and method for executing port communications without interrupting the receiving computer
US7904615B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
US7840826B2 (en) * 2007-05-31 2010-11-23 Vns Portfolio Llc Method and apparatus for using port communications to switch processor modes
US10722328B2 (en) 2017-10-05 2020-07-28 Align Technology, Inc. Virtual fillers for virtual models of dental arches

Family Cites Families (197)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3757306A (en) 1971-08-31 1973-09-04 Texas Instruments Inc Computing systems cpu
US3868677A (en) 1972-06-21 1975-02-25 Gen Electric Phase-locked voltage-to-digital converter
US4107773A (en) 1974-05-13 1978-08-15 Texas Instruments Incorporated Advanced array transform processor with fixed/floating point formats
US4215422A (en) 1978-05-22 1980-07-29 International Business Machines Corporation Selectively modifiable phrase storage for a typewriter
US4215401A (en) 1978-09-28 1980-07-29 Environmental Research Institute Of Michigan Cellular digital array processor
US4298932A (en) 1979-06-11 1981-11-03 International Business Machines Corporation Serial storage subsystem for a data processor
US4593351A (en) 1981-06-12 1986-06-03 International Business Machines Corporation High speed machine for the physical design of very large scale integrated circuits
US4462074A (en) 1981-11-19 1984-07-24 Codex Corporation Do loop circuit
DE3379282D1 (en) 1982-12-17 1989-04-06 Victor Company Of Japan Spectrum display device for audio signals
US4739474A (en) 1983-03-10 1988-04-19 Martin Marietta Corporation Geometric-arithmetic parallel processor
US4821231A (en) 1983-04-18 1989-04-11 Motorola, Inc. Method and apparatus for selectively evaluating an effective address for a coprocessor
US4589067A (en) 1983-05-27 1986-05-13 Analogic Corporation Full floating point vector processor with dynamically configurable multifunction pipelined ALU
US4672331A (en) 1983-06-21 1987-06-09 Cushing Vincent J Signal conditioner for electromagnetic flowmeter
US4591980A (en) 1984-02-16 1986-05-27 Xerox Corporation Adaptive self-repairing processor array
JPS60204149A (en) 1984-03-29 1985-10-15 Mitsubishi Electric Corp Data transmission equipment
DE3587591T2 (en) 1984-11-21 1994-04-28 Harris Corp Forth-like language microprocessor.
US4984151A (en) 1985-03-01 1991-01-08 Advanced Micro Devices, Inc. Flexible, next-address generation microprogram sequencer
US4742511A (en) 1985-06-13 1988-05-03 Texas Instruments Incorporated Method and apparatus for routing packets in a multinode computer interconnect network
EP0227319A3 (en) 1985-12-26 1989-11-02 Analog Devices, Inc. Instruction cache memory
US5021947A (en) 1986-03-31 1991-06-04 Hughes Aircraft Company Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processing
US4789927A (en) 1986-04-07 1988-12-06 Silicon Graphics, Inc. Interleaved pipeline parallel processing architecture
US4868745A (en) 1986-05-30 1989-09-19 Hewlett-Packard Company Data processing system and method for the direct and indirect execution of uniformly structured object types
US5053952A (en) 1987-06-05 1991-10-01 Wisc Technologies, Inc. Stack-memory-based writable instruction set computer having a single data bus
US4943909A (en) 1987-07-08 1990-07-24 At&T Bell Laboratories Computational origami
US4942517A (en) * 1987-10-08 1990-07-17 Eastman Kodak Company Enhanced input/output architecture for toroidally-connected distributed-memory parallel computers
US5222237A (en) 1988-02-02 1993-06-22 Thinking Machines Corporation Apparatus for aligning the operation of a plurality of processors
US5029124A (en) 1988-05-17 1991-07-02 Digital Equipment Corporation Method and apparatus for providing high speed parallel transfer of bursts of data
US4961167A (en) 1988-08-26 1990-10-02 Mitsubishi Denki Kabushiki Kaisha Substrate bias generator in a dynamic random access memory with auto/self refresh functions and a method of generating a substrate bias therein
DE3937807C2 (en) 1988-11-19 1995-04-06 Vaillant Joh Gmbh & Co Method for transferring data between two sending and receiving stations
JPH0769791B2 (en) 1988-12-21 1995-07-31 三菱電機株式会社 Microprocessor
DE3901457A1 (en) 1989-01-19 1990-08-02 Strahlen Umweltforsch Gmbh METHOD FOR ADDRESS AREA MONITORING IN REAL-TIME DATA PROCESSING DEVICES
CA2019299C (en) 1989-06-22 2002-01-15 Steven Frank Multiprocessor system with multiple instruction sources
US5440749A (en) 1989-08-03 1995-08-08 Nanotronics Corporation High performance, low cost microprocessor architecture
EP0428770B1 (en) * 1989-11-21 1995-02-01 Deutsche ITT Industries GmbH Data controlled array processor
US5396635A (en) 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
JP2543306Y2 (en) 1990-06-12 1997-08-06 市光工業株式会社 Direct optics for vehicle headlamps
DE4019040A1 (en) 1990-06-14 1991-12-19 Philips Patentverwaltung MULTIPLE COMPUTER SYSTEM
US5826101A (en) 1990-09-28 1998-10-20 Texas Instruments Incorporated Data processing device having split-mode DMA channel
US5390304A (en) 1990-09-28 1995-02-14 Texas Instruments, Incorporated Method and apparatus for processing block instructions in a data processor
US5590345A (en) 1990-11-13 1996-12-31 International Business Machines Corporation Advanced parallel array processor(APAP)
US5765015A (en) 1990-11-13 1998-06-09 International Business Machines Corporation Slide network for an array processor
JP3102027B2 (en) 1990-11-20 2000-10-23 日本電気株式会社 Nesting management mechanism for loop control
JP3190080B2 (en) 1990-11-30 2001-07-16 株式会社東芝 Sampling frequency converter
JP2509678Y2 (en) 1991-01-29 1996-09-04 宇部興産株式会社 Billet loader for extrusion press
US5434989A (en) 1991-02-19 1995-07-18 Matsushita Electric Industrial Co., Ltd. Cache memory for efficient access with address selectors
US5218682A (en) 1991-05-10 1993-06-08 Chrysler Corporation Two-way handshake circuit and method for communication between processors
JPH04367936A (en) 1991-06-17 1992-12-21 Mitsubishi Electric Corp Superscalar processor
EP0519348B1 (en) 1991-06-19 1999-07-28 Hewlett-Packard Company Co-processor supporting architecture adapted to a processor which does not natively support co-processing
EP0886209B1 (en) 1991-07-08 2005-03-23 Seiko Epson Corporation Extensible risc microprocessor architecture
CA2078315A1 (en) * 1991-09-20 1993-03-21 Christopher L. Reeve Parallel processing apparatus and method for utilizing tiling
JPH0581216A (en) * 1991-09-20 1993-04-02 Hitachi Ltd Parallel processor
CA2073516A1 (en) 1991-11-27 1993-05-28 Peter Michael Kogge Dynamic multi-mode parallel processor array architecture computer system
JP2543306B2 (en) * 1992-05-22 1996-10-16 インターナショナル・ビジネス・マシーンズ・コーポレイション Array processor
GB2267588B (en) 1992-06-06 1996-03-20 Motorola Inc FIFO memory system
ES2143490T3 (en) 1992-08-12 2000-05-16 Advanced Micro Devices Inc INSTRUCTION DECODER.
US5386585A (en) 1993-02-03 1995-01-31 Intel Corporation Self-timed data pipeline apparatus using asynchronous stages having toggle flip-flops
US5473271A (en) 1993-02-09 1995-12-05 Dallas Semiconductor Corporation Microprocessor output driver
US5937202A (en) * 1993-02-11 1999-08-10 3-D Computing, Inc. High-speed, parallel, processor architecture for front-end electronics, based on a single type of ASIC, and method use thereof
JPH06243113A (en) 1993-02-19 1994-09-02 Fujitsu Ltd Calculation model mapping method for parallel computer
JPH0713945A (en) 1993-06-16 1995-01-17 Nippon Sheet Glass Co Ltd Bus structure of multiprocessor system with separated arithmetic processing part and control/storage part
CA2129882A1 (en) 1993-08-12 1995-02-13 Soheil Shams Dynamically reconfigurable interprocessor communication network for simd multiprocessors and apparatus implementing same
US5535417A (en) 1993-09-27 1996-07-09 Hitachi America, Inc. On-chip DMA controller with host computer interface employing boot sequencing and address generation schemes
US5583990A (en) * 1993-12-10 1996-12-10 Cray Research, Inc. System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic on each type of virtual channel
US5893148A (en) 1994-03-03 1999-04-06 International Business Machines Corporation System and method for allocating cache memory storage space
JP3212213B2 (en) 1994-03-16 2001-09-25 株式会社日立製作所 Data processing device
US6173387B1 (en) * 1994-05-11 2001-01-09 Intel Corporation Interleaved exchange in a network mesh
JP3308770B2 (en) 1994-07-22 2002-07-29 三菱電機株式会社 Information processing apparatus and calculation method in information processing apparatus
JPH0863355A (en) 1994-08-18 1996-03-08 Mitsubishi Electric Corp Program controller and program control method
US5630154A (en) 1994-10-11 1997-05-13 Hughes Aircraft Company Programmable systolic array system arranged in a found arrangement for passing data through programmable number of cells in a time interleaved manner
US5706491A (en) 1994-10-18 1998-01-06 Cyrix Corporation Branch processing unit with a return stack including repair using pointers from different pipe stages
JP3647069B2 (en) 1994-11-11 2005-05-11 キヤノン株式会社 Digital signal playback device
KR0138859B1 (en) * 1994-12-06 1998-06-15 양승택 Mind-typed digital processor array for neural network and system composed thereof
US5680597A (en) 1995-01-26 1997-10-21 International Business Machines Corporation System with flexible local control for modifying same instruction partially in different processor of a SIMD computer system to execute dissimilar sequences of instructions
GB2299422B (en) 1995-03-30 2000-01-12 Sony Uk Ltd Object code allocation in multiple processor systems
US5692197A (en) 1995-03-31 1997-11-25 Sun Microsystems, Inc. Method and apparatus for reducing power consumption in a computer network without sacrificing performance
US5727194A (en) 1995-06-07 1998-03-10 Hitachi America, Ltd. Repeat-bit based, compact system and method for implementing zero-overhead loops
US5870591A (en) 1995-08-11 1999-02-09 Fujitsu Limited A/D with digital PLL
US5550489A (en) 1995-09-29 1996-08-27 Quantum Corporation Secondary clock source for low power, fast response clocking
US5854760A (en) * 1995-11-10 1998-12-29 Nippon Telegraph And Telephone Corporation Two-dimensional PE array, content addressable memory, data transfer method and mathematical morphology processing method
US5832291A (en) 1995-12-15 1998-11-03 Raytheon Company Data processor with dynamic and selectable interconnections between processor array, external memory and I/O ports
US5752259A (en) 1996-03-26 1998-05-12 Advanced Micro Devices, Inc. Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cache
US6567564B1 (en) 1996-04-17 2003-05-20 Sarnoff Corporation Pipelined pyramid processor for image processing systems
US6130602A (en) 1996-05-13 2000-10-10 Micron Technology, Inc. Radio frequency data communications device
US6192388B1 (en) 1996-06-20 2001-02-20 Avid Technology, Inc. Detecting available computers to participate in computationally complex distributed processing problem
US5818289A (en) 1996-07-18 1998-10-06 Micron Technology, Inc. Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuit
US5784602A (en) * 1996-10-08 1998-07-21 Advanced Risc Machines Limited Method and apparatus for digital signal processing for integrated circuit architecture
US5911082A (en) 1997-02-25 1999-06-08 Audio Digitalimaging Inc. Parallel processing building block chip
GB9704068D0 (en) 1997-02-27 1997-04-16 Sgs Thomson Microelectronics Trigger sequencing controller
US6003128A (en) 1997-05-01 1999-12-14 Advanced Micro Devices, Inc. Number of pipeline stages and loop length related counter differential based end-loop prediction
US6023753A (en) 1997-06-30 2000-02-08 Billion Of Operations Per Second, Inc. Manifold array processor
US6381682B2 (en) 1998-06-10 2002-04-30 Compaq Information Technologies Group, L.P. Method and apparatus for dynamically sharing memory in a multiprocessor system
US6101598A (en) * 1997-11-14 2000-08-08 Cirrus Logic, Inc. Methods for debugging a multiprocessor system
US6085304A (en) * 1997-11-28 2000-07-04 Teranex, Inc. Interface for processing element array
US6173389B1 (en) * 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
US6112296A (en) 1997-12-18 2000-08-29 Advanced Micro Devices, Inc. Floating point stack manipulation using a register map and speculative top of stack values
KR100252136B1 (en) 1997-12-29 2000-04-15 윤종용 Circuit for controlling execution of repetition structure in a dsp chip
US6057791A (en) 1998-02-18 2000-05-02 Oasis Design, Inc. Apparatus and method for clocking digital and analog circuits on a common substrate to enhance digital operation and reduce analog sampling error
US6236645B1 (en) 1998-03-09 2001-05-22 Broadcom Corporation Apparatus for, and method of, reducing noise in a communications system
US7072330B2 (en) 1998-04-03 2006-07-04 Consolidated Ip Holdings, Inc. Systems for voice and data communications having TDM and packet buses and telephony station cards including voltage generators
US6404274B1 (en) 1998-04-09 2002-06-11 Kabushiki Kaisha Toshiba Internal voltage generating circuit capable of generating variable multi-level voltages
US6219783B1 (en) 1998-04-21 2001-04-17 Idea Corporation Method and apparatus for executing a flush RS instruction to synchronize a register stack with instructions executed by a processor
US6449709B1 (en) 1998-06-02 2002-09-10 Adaptec, Inc. Fast stack save and restore system and method
US7028163B2 (en) 1998-06-22 2006-04-11 Samsung Electronics, Co., Ltd. Apparatus for controlling multi-word stack operations using a multi-bank stack in digital data processors
US6081215A (en) 1998-07-06 2000-06-27 Motorola, Inc. High speed interlaced analog interface
US6353880B1 (en) 1998-07-22 2002-03-05 Scenix Semiconductor, Inc. Four stage pipeline processing for a microcontroller
US6128678A (en) 1998-08-28 2000-10-03 Theseus Logic, Inc. FIFO using asynchronous logic to interface between clocked logic circuits
US20020152060A1 (en) 1998-08-31 2002-10-17 Tseng Ping-Sheng Inter-chip communication system
US6219685B1 (en) 1998-09-04 2001-04-17 Intel Corporation Method to detect IEEE overflow and underflow conditions
US6148392A (en) 1998-09-08 2000-11-14 Hyundai Electronics Industries Co., Ltd. Low power implementation of an asynchronous stock having a constant response time
EP0992896A1 (en) 1998-10-06 2000-04-12 Texas Instruments Inc. Pipeline protection
JP3344345B2 (en) 1998-12-15 2002-11-11 日本電気株式会社 Shared memory type vector processing system, control method thereof, and storage medium for storing vector processing control program
US6507649B1 (en) 1998-12-18 2003-01-14 Ericsson Inc. Mechanism and method for distributing ISUP stacks over multiple loosely coupled processors
US6857013B2 (en) 1999-01-29 2005-02-15 Intermec Ip.Corp. Remote anomaly diagnosis and reconfiguration of an automatic data collection device platform over a telecommunications network
FR2789501B1 (en) 1999-02-09 2001-04-13 St Microelectronics Sa METHOD AND DEVICE FOR REDUCING THE CONSUMPTION OF A MICROCONTROLLER
US6232905B1 (en) 1999-03-08 2001-05-15 Agere Systems Guardian Corp. Clocking technique for reducing sampling noise in an analog-to-digital converter
US6966002B1 (en) 1999-04-30 2005-11-15 Trymedia Systems, Inc. Methods and apparatus for secure distribution of software
US6094030A (en) 1999-05-13 2000-07-25 Deltatee Enterprises Ltd. Resistance and charging monitor within a standby battery bank
JP2000357391A (en) 1999-06-14 2000-12-26 Fujitsu Ltd Semiconductor integrated circuit
US6427204B1 (en) 1999-06-25 2002-07-30 International Business Machines Corporation Method for just in-time delivery of instructions in a data processing system
US6507947B1 (en) * 1999-08-20 2003-01-14 Hewlett-Packard Company Programmatic synthesis of processor element arrays
TW495711B (en) 1999-08-30 2002-07-21 Ip Flex Inc Control program product and data processing device
US6560716B1 (en) 1999-11-10 2003-05-06 Lsi Logic Corporation System for measuring delay of digital signal using clock generator and delay unit wherein a set of digital elements of clock generator identical to a set of digital elements of delay unit
US6647027B1 (en) 1999-11-10 2003-11-11 Lsi Logic Corporation Method and apparatus for multi-channel data delay equalization
US6675125B2 (en) 1999-11-29 2004-01-06 Syfx Statistics generator system and method
US6502141B1 (en) 1999-12-14 2002-12-31 International Business Machines Corporation Method and system for approximate, monotonic time synchronization for a multiple node NUMA system
US6665793B1 (en) 1999-12-28 2003-12-16 Institute For The Development Of Emerging Architectures, L.L.C. Method and apparatus for managing access to out-of-frame Registers
US6937538B2 (en) 2000-02-02 2005-08-30 Broadcom Corporation Asynchronously resettable decoder for a semiconductor memory
US6865663B2 (en) 2000-02-24 2005-03-08 Pts Corporation Control processor dynamically loading shadow instruction register associated with memory entry of coprocessor in flexible coupling mode
US6725361B1 (en) 2000-06-16 2004-04-20 Transmeta Corporation Method and apparatus for emulating a floating point stack in a translation process
JP2002049605A (en) 2000-08-02 2002-02-15 Fujitsu Ltd Time register control system
GB0019341D0 (en) * 2000-08-08 2000-09-27 Easics Nv System-on-chip solutions
US6912626B1 (en) 2000-08-31 2005-06-28 Micron Technology, Inc. Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner
US6388600B1 (en) 2000-11-13 2002-05-14 Trw Inc. Asynchronous superconductor serial multiply-accumulator
US6732253B1 (en) 2000-11-13 2004-05-04 Chipwrights Design, Inc. Loop handling for single instruction multiple datapath processor architectures
DE10102202A1 (en) 2001-01-18 2002-08-08 Infineon Technologies Ag Microprocessor circuit for portable data carriers
US6993669B2 (en) 2001-04-18 2006-01-31 Gallitzin Allegheny Llc Low power clocking systems and methods
US7155602B2 (en) 2001-04-30 2006-12-26 Src Computers, Inc. Interface for integrating reconfigurable processors into a general purpose computing system
US6938253B2 (en) 2001-05-02 2005-08-30 Portalplayer, Inc. Multiprocessor communication system and method
EP1402645A4 (en) 2001-05-03 2006-08-23 Coreoptics Inc Amplitude detection for controlling the decision instant for sampling as a data flow
US20060248360A1 (en) 2001-05-18 2006-11-02 Fung Henry T Multi-server and multi-CPU power management system and method
US6898721B2 (en) 2001-06-22 2005-05-24 Gallitzin Allegheny Llc Clock generation systems and methods
JP2003016051A (en) 2001-06-29 2003-01-17 Nec Corp Operational processor for complex vector
US20030005168A1 (en) 2001-06-29 2003-01-02 Leerssen Scott Alan System and method for auditing system call events with system call wrappers
US6874079B2 (en) * 2001-07-25 2005-03-29 Quicksilver Technology Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks
US7249357B2 (en) 2001-08-20 2007-07-24 Silicon Graphics, Inc. Transparent distribution and execution of data in a multiprocessor environment
JP3900359B2 (en) 2001-08-22 2007-04-04 アデランテ テクノロジーズ ベスローテン フェンノートシャップ Pipelined processor and instruction loop execution method
WO2003023602A1 (en) 2001-09-07 2003-03-20 Ip Flex Inc. Data processing system and control method thereof
US6411152B1 (en) 2001-09-24 2002-06-25 Broadcom Corporation Conditional clock buffer circuit
JP3656587B2 (en) 2001-10-01 2005-06-08 日本電気株式会社 Parallel operation processor, operation control method and program
US6970895B2 (en) 2001-10-01 2005-11-29 Koninklijke Philips Electronics N.V. Programmable delay indexed data path register file for array processing
US6636122B2 (en) 2001-10-09 2003-10-21 Zilog, Inc. Analog frequency locked loop with digital oversampling feedback control and filter
US6845412B1 (en) 2001-11-07 2005-01-18 Lsi Logic Corporation Method and system for a host processor to broadcast data to instruction or data memories of several processors in a multi-processor integrated circuit
US6920545B2 (en) 2002-01-17 2005-07-19 Raytheon Company Reconfigurable processor with alternately interconnected arithmetic and memory nodes of crossbar switched cluster
US7158141B2 (en) 2002-01-17 2007-01-02 University Of Washington Programmable 3D graphics pipeline for multimedia applications
US6959372B1 (en) 2002-02-19 2005-10-25 Cogent Chipware Inc. Processor cluster architecture and associated parallel processing methods
US20030179123A1 (en) 2002-03-22 2003-09-25 Devilbiss Alan D. Analog-to-digital conversion using a counter
US7254520B2 (en) 2002-05-14 2007-08-07 Analysis And Measurement Services Corporation Testing of wire systems and end devices installed in industrial processes
US6948040B2 (en) 2002-05-17 2005-09-20 Samsung Electronics Co., Ltd. System and method for synchronizing a plurality of processors in a processor array
US7415594B2 (en) 2002-06-26 2008-08-19 Coherent Logix, Incorporated Processing system with interspersed stall propagating processors and communication elements
JP3509023B2 (en) 2002-06-26 2004-03-22 沖電気工業株式会社 Loop control circuit and loop control method
US7237045B2 (en) 2002-06-28 2007-06-26 Brocade Communications Systems, Inc. Apparatus and method for storage processing through scalable port processors
US7471643B2 (en) 2002-07-01 2008-12-30 Panasonic Corporation Loosely-biased heterogeneous reconfigurable arrays
US6825843B2 (en) 2002-07-18 2004-11-30 Nvidia Corporation Method and apparatus for loop and branch instructions in a programmable graphics pipeline
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
JP3987784B2 (en) * 2002-10-30 2007-10-10 Necエレクトロニクス株式会社 Array type processor
US6825644B2 (en) 2002-11-14 2004-11-30 Fyre Storm, Inc. Switching power converter
US7365661B2 (en) 2002-11-14 2008-04-29 Fyre Storm, Inc. Power converter circuitry and method
US7353501B2 (en) 2002-11-18 2008-04-01 Microsoft Corporation Generic wrapper scheme
US7131113B2 (en) 2002-12-12 2006-10-31 International Business Machines Corporation System and method on generating multi-dimensional trace files and visualizing them using multiple Gantt charts
SE525470C2 (en) 2003-01-15 2005-03-01 Infineon Technologies Ag Method and apparatus for estimating time errors in a system with time-interleaved A / D converters
US7673118B2 (en) 2003-02-12 2010-03-02 Swarztrauber Paul N System and method for vector-parallel multiprocessor communication
US7079046B2 (en) 2003-03-28 2006-07-18 Yokogawa Electric Corporation Multi-point data acquisition apparatus
US7613900B2 (en) 2003-03-31 2009-11-03 Stretch, Inc. Systems and methods for selecting input/output configuration in an integrated circuit
US7581081B2 (en) * 2003-03-31 2009-08-25 Stretch, Inc. Systems and methods for software extensible multi-processing
GB2400198B (en) 2003-04-04 2006-04-05 Advanced Risc Mach Ltd Controlling execution of a block of program instructions within a computer processing system
US7574581B2 (en) 2003-04-28 2009-08-11 International Business Machines Corporation Cross-chip communication mechanism in distributed node topology to access free-running scan registers in clock-controlled components
US7162573B2 (en) 2003-06-25 2007-01-09 Intel Corporation Communication registers for processing elements
US7170315B2 (en) 2003-07-31 2007-01-30 Actel Corporation Programmable system on a chip
US7257560B2 (en) 2003-07-31 2007-08-14 Cisco Technology, Inc. Cost minimization of services provided by multiple service providers
US7157934B2 (en) 2003-08-19 2007-01-02 Cornell Research Foundation, Inc. Programmable asynchronous pipeline arrays
CA2499163A1 (en) 2004-03-03 2005-09-03 Her Majesty The Queen In Right Of Canada, As Represented By The Minister Of Industry, Through The Communication Research Centre Canada Curved wavelet transform for image and video compression
US20050206648A1 (en) 2004-03-16 2005-09-22 Perry Ronald N Pipeline and cache for processing data progressively
JP4610218B2 (en) 2004-03-30 2011-01-12 ルネサスエレクトロニクス株式会社 Information processing device
US7269805B1 (en) 2004-04-30 2007-09-11 Xilinx, Inc. Testing of an integrated circuit having an embedded processor
DE102004035740A1 (en) * 2004-07-23 2006-03-16 Siemens Ag Method for intermediate image generation in imaging with a tomographic imaging modality
US7392366B2 (en) 2004-09-17 2008-06-24 International Business Machines Corp. Adaptive fetch gating in multithreaded processors, fetch control and method of controlling fetches
US7904695B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous power saving computer
US7330964B2 (en) 2005-11-14 2008-02-12 Texas Instruments Incorporated Microprocessor with independent SIMD loop buffer
EP1821211A3 (en) 2006-02-16 2008-06-18 Technology Properties Limited Cooperative multitasking method in a multiprocessor system
US7904615B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
US7752422B2 (en) 2006-02-16 2010-07-06 Vns Portfolio Llc Execution of instructions directly from input source
US7913069B2 (en) 2006-02-16 2011-03-22 Vns Portfolio Llc Processor and method for executing a program loop within an instruction word
US7934075B2 (en) 2006-02-16 2011-04-26 Vns Portfolio Llc Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array
US7966481B2 (en) 2006-02-16 2011-06-21 Vns Portfolio Llc Computer system and method for executing port communications without interrupting the receiving computer
US7528756B2 (en) 2007-03-22 2009-05-05 Vns Portfolio Llc Analog-to-digital converter system with increased sampling frequency
US7555637B2 (en) 2007-04-27 2009-06-30 Vns Portfolio Llc Multi-port read/write operations based on register bits set for indicating select ports and transfer directions
US20080270751A1 (en) 2007-04-27 2008-10-30 Technology Properties Limited System and method for processing data in a pipeline of computers

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
GIRAU B ET AL.: "Evolvable platform for array processing: a one-chip approach", MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, 1999. MIC RONEURO '99. PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON GRANADA, 7 April 1999 (1999-04-07), pages 187 - 193, XP010329509, DOI: doi:10.1109/MN.1999.758863

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007098024A2 (en) 2006-02-16 2007-08-30 Vns Portfolio Llc Allocation of resources among an array of computers
EP1984836A2 (en) * 2006-02-16 2008-10-29 VNS Portfolio LLC Allocation of resources among an array of computers
EP1984836A4 (en) * 2006-02-16 2009-08-26 Vns Portfolio Llc Allocation of resources among an array of computers
US7617383B2 (en) 2006-02-16 2009-11-10 Vns Portfolio Llc Circular register arrays of a computer
EP1840742A2 (en) 2006-03-31 2007-10-03 Technology Properties Limited Method and apparatus for operating a computer processor array
EP1840742A3 (en) * 2006-03-31 2008-11-26 VNS Portfolio LLC Method and apparatus for operating a computer processor array
EP1986094A1 (en) * 2007-04-27 2008-10-29 Technology Properties Limited System and method for processing data in a series of computers
US7555637B2 (en) 2007-04-27 2009-06-30 Vns Portfolio Llc Multi-port read/write operations based on register bits set for indicating select ports and transfer directions

Also Published As

Publication number Publication date
US7937557B2 (en) 2011-05-03
US7984266B2 (en) 2011-07-19
JP4856053B2 (en) 2012-01-18
WO2005091847A3 (en) 2009-03-26
JP2008502029A (en) 2008-01-24
EP1784710A2 (en) 2007-05-16
EP1784710A4 (en) 2009-09-02
US20070245121A1 (en) 2007-10-18
US20050228904A1 (en) 2005-10-13
KR20070006845A (en) 2007-01-11
CN101421703A (en) 2009-04-29

Similar Documents

Publication Publication Date Title
EP1784710A2 (en) Computer processor array
US10296488B2 (en) Multi-processor with selectively interconnected memory units
US7669035B2 (en) Systems and methods for reconfigurable computing
US5915123A (en) Method and apparatus for controlling configuration memory contexts of processing elements in a network of multiple context processing elements
US6108760A (en) Method and apparatus for position independent reconfiguration in a network of multiple context processing elements
US6122719A (en) Method and apparatus for retiming in a network of multiple context processing elements
US10614148B2 (en) Reconfigurable convolution accelerator
US8156313B2 (en) Chained operation of functional units in integrated circuit by writing DONE/complete value and by reading as GO/start value from same memory location
US8006067B2 (en) Flexible results pipeline for processing element
JP2001068993A (en) Information processing system
JP2002509302A (en) A multiprocessor computer architecture incorporating multiple memory algorithm processors in a memory subsystem.
EP2310953B1 (en) Improvements relating to single instruction multiple data (simd) architectures
US7814296B2 (en) Arithmetic units responsive to common control signal to generate signals to selectors for selecting instructions from among respective program memories for SIMD / MIMD processing control
US20050131980A1 (en) Logical calculation architecture comprising multiple configuration modes

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 2007503910

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 200580008575.7

Country of ref document: CN

NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWE Wipo information: entry into national phase

Ref document number: 2005723250

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020067021454

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020067021454

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 2005723250

Country of ref document: EP