US4500963A
(en)
*
|
1982-11-29 |
1985-02-19 |
The United States Of America As Represented By The Secretary Of The Army |
Automatic layout program for hybrid microcircuits (HYPAR)
|
US4615011A
(en)
*
|
1983-12-19 |
1986-09-30 |
Ibm |
Iterative method for establishing connections and resulting product
|
US4571451A
(en)
*
|
1984-06-04 |
1986-02-18 |
International Business Machines Corporation |
Method for routing electrical connections and resulting product
|
US4777606A
(en)
*
|
1986-06-05 |
1988-10-11 |
Northern Telecom Limited |
Method for deriving an interconnection route between elements in an interconnection medium
|
JPS63225869A
(en)
*
|
1986-10-09 |
1988-09-20 |
Nec Corp |
Wiring path search system
|
JPS63237436A
(en)
*
|
1987-03-26 |
1988-10-03 |
Toshiba Corp |
Wiring of semiconductor integrated circuit device
|
US4855253A
(en)
*
|
1988-01-29 |
1989-08-08 |
Hewlett-Packard |
Test method for random defects in electronic microstructures
|
JPH0290368A
(en)
*
|
1988-09-28 |
1990-03-29 |
Fujitsu Ltd |
Production for automatic lead-out wiring data on terminal of surface mount device parts
|
JPH03188650A
(en)
*
|
1989-12-18 |
1991-08-16 |
Hitachi Ltd |
Routing method, routing system and semiconductor integrated circuit
|
JPH04677A
(en)
|
1990-04-18 |
1992-01-06 |
Hitachi Ltd |
Method and system for wiring assigned wiring length
|
JPH04280452A
(en)
*
|
1991-03-08 |
1992-10-06 |
Hitachi Ltd |
Manufacture of semiconductor integrated circuit device and semiconductor integrated circuit device
|
JP2759573B2
(en)
*
|
1992-01-23 |
1998-05-28 |
株式会社日立製作所 |
Circuit board wiring pattern determination method
|
US5439636A
(en)
*
|
1992-02-18 |
1995-08-08 |
International Business Machines Corporation |
Large ceramic articles and method of manufacturing
|
JPH06196563A
(en)
*
|
1992-09-29 |
1994-07-15 |
Internatl Business Mach Corp <Ibm> |
Computable overclowded region wiring to vlsi wiring design
|
US5723908A
(en)
*
|
1993-03-11 |
1998-03-03 |
Kabushiki Kaisha Toshiba |
Multilayer wiring structure
|
JP3335250B2
(en)
*
|
1994-05-27 |
2002-10-15 |
株式会社東芝 |
Semiconductor integrated circuit wiring method
|
JP3410829B2
(en)
*
|
1994-09-16 |
2003-05-26 |
株式会社東芝 |
MOS gate type semiconductor device
|
US5822214A
(en)
|
1994-11-02 |
1998-10-13 |
Lsi Logic Corporation |
CAD for hexagonal architecture
|
US5811863A
(en)
*
|
1994-11-02 |
1998-09-22 |
Lsi Logic Corporation |
Transistors having dynamically adjustable characteristics
|
JPH08221451A
(en)
|
1995-02-17 |
1996-08-30 |
Matsushita Electric Ind Co Ltd |
Layout design method for data path circuit
|
US5650653A
(en)
*
|
1995-05-10 |
1997-07-22 |
Lsi Logic Corporation |
Microelectronic integrated circuit including triangular CMOS "nand" gate device
|
US5981384A
(en)
*
|
1995-08-14 |
1999-11-09 |
Micron Technology, Inc. |
Method of intermetal dielectric planarization by metal features layout modification
|
JPH0998970A
(en)
*
|
1995-10-06 |
1997-04-15 |
Canon Inc |
X-ray photographing equipment
|
US5814847A
(en)
*
|
1996-02-02 |
1998-09-29 |
National Semiconductor Corp. |
General purpose assembly programmable multi-chip package substrate
|
JP3352583B2
(en)
|
1996-03-04 |
2002-12-03 |
インターナショナル・ビジネス・マシーンズ・コーポレーション |
Wiring path search method and apparatus, and inspection-free critical cut detection method and apparatus
|
US5798936A
(en)
*
|
1996-06-21 |
1998-08-25 |
Avant| Corporation |
Congestion-driven placement method and computer-implemented integrated-circuit design tool
|
JP3137178B2
(en)
|
1996-08-14 |
2001-02-19 |
日本電気株式会社 |
Integrated circuit wiring design method and apparatus
|
US6006024A
(en)
|
1996-11-01 |
1999-12-21 |
Motorola, Inc. |
Method of routing an integrated circuit
|
US6209123B1
(en)
|
1996-11-01 |
2001-03-27 |
Motorola, Inc. |
Methods of placing transistors in a circuit layout and semiconductor device with automatically placed transistors
|
US5980093A
(en)
*
|
1996-12-04 |
1999-11-09 |
Lsi Logic Corporation |
Integrated circuit layout routing using multiprocessing
|
US6330707B1
(en)
|
1997-09-29 |
2001-12-11 |
Matsushita Electric Industrial Co., Ltd. |
Automatic routing method
|
US6263475B1
(en)
*
|
1997-11-17 |
2001-07-17 |
Matsushita Electric Industrial Co., Ltd. |
Method for optimizing component placement in designing a semiconductor device by using a cost value
|
US6077309A
(en)
|
1998-01-07 |
2000-06-20 |
Mentor Graphics Corporation |
Method and apparatus for locating coordinated starting points for routing a differential pair of traces
|
US6324674B2
(en)
*
|
1998-04-17 |
2001-11-27 |
Lsi Logic Corporation |
Method and apparatus for parallel simultaneous global and detail routing
|
US6262487B1
(en)
*
|
1998-06-23 |
2001-07-17 |
Kabushiki Kaisha Toshiba |
Semiconductor integrated circuit device, semiconductor integrated circuit wiring method, and cell arranging method
|
US6256769B1
(en)
|
1999-09-30 |
2001-07-03 |
Unisys Corporation |
Printed circuit board routing techniques
|
JP2001168195A
(en)
*
|
1999-12-06 |
2001-06-22 |
Matsushita Electric Ind Co Ltd |
Multilayered wiring semiconductor integrated circuit
|
JP2001351979A
(en)
*
|
2000-06-05 |
2001-12-21 |
Fujitsu Ltd |
Design support device for semiconductor device
|
US6889372B1
(en)
*
|
2000-07-15 |
2005-05-03 |
Cadence Design Systems Inc. |
Method and apparatus for routing
|
US6898773B1
(en)
*
|
2002-01-22 |
2005-05-24 |
Cadence Design Systems, Inc. |
Method and apparatus for producing multi-layer topological routes
|
US6601222B1
(en)
|
2000-10-13 |
2003-07-29 |
International Business Machines Corporation |
Coupled noise estimation and avoidance of noise-failure using global routing information
|
US6691293B2
(en)
|
2000-11-01 |
2004-02-10 |
Fujitsu Limited |
Layout instrument for semiconductor integrated circuits, layout method for semiconductor integrated circuits and recording medium that stores a program for determining layout of semiconductor integrated circuits
|
US6665852B2
(en)
|
2000-12-01 |
2003-12-16 |
Sun Microsystems, Inc. |
Piecewise linear cost propagation for path searching
|
US6826737B2
(en)
|
2000-12-06 |
2004-11-30 |
Cadence Design Systems, Inc. |
Recursive partitioning placement method and apparatus
|
US7024650B2
(en)
*
|
2000-12-06 |
2006-04-04 |
Cadence Design Systems, Inc. |
Method and apparatus for considering diagonal wiring in placement
|
US7441220B2
(en)
|
2000-12-07 |
2008-10-21 |
Cadence Design Systems, Inc. |
Local preferred direction architecture, tools, and apparatus
|
US6858928B1
(en)
*
|
2000-12-07 |
2005-02-22 |
Cadence Design Systems, Inc. |
Multi-directional wiring on a single metal layer
|
US7036101B2
(en)
*
|
2001-02-26 |
2006-04-25 |
Cadence Design Systems, Inc. |
Method and apparatus for scalable interconnect solution
|
US6763512B2
(en)
|
2001-04-06 |
2004-07-13 |
Sun Microsystems, Inc. |
Detailed method for routing connections using tile expansion techniques and associated methods for designing and manufacturing VLSI circuits
|
US6601227B1
(en)
*
|
2001-06-27 |
2003-07-29 |
Xilinx, Inc. |
Method for making large-scale ASIC using pre-engineered long distance routing structure
|
US6441470B1
(en)
*
|
2001-08-21 |
2002-08-27 |
Sun Microsystems, Inc. |
Technique to minimize crosstalk in electronic packages
|
US7058913B1
(en)
|
2001-09-06 |
2006-06-06 |
Cadence Design Systems, Inc. |
Analytical placement method and apparatus
|
JP4786836B2
(en)
*
|
2001-09-07 |
2011-10-05 |
富士通セミコンダクター株式会社 |
Wiring connection design method and semiconductor device
|
US6651235B2
(en)
*
|
2001-10-30 |
2003-11-18 |
Cadence Design Systems, Inc. |
Scalable, partitioning integrated circuit layout system
|
US7096449B1
(en)
*
|
2002-01-22 |
2006-08-22 |
Cadence Design Systems, Inc. |
Layouts with routes with different widths in different directions on the same layer, and method and apparatus for generating such layouts
|
US7117468B1
(en)
*
|
2002-01-22 |
2006-10-03 |
Cadence Design Systems, Inc. |
Layouts with routes with different spacings in different directions on the same layer, and method and apparatus for generating such layouts
|
US7036105B1
(en)
*
|
2002-01-22 |
2006-04-25 |
Cadence Design Systems, Inc. |
Integrated circuits with at least one layer that has more than one preferred interconnect direction, and method for manufacturing such IC's
|
US6792587B2
(en)
*
|
2002-01-28 |
2004-09-14 |
Sun Microsystems, Inc. |
2.5-D graph for multi-layer routing
|
JP4074110B2
(en)
*
|
2002-03-20 |
2008-04-09 |
Necエレクトロニクス株式会社 |
Single-chip microcomputer
|
US7051298B1
(en)
*
|
2002-06-04 |
2006-05-23 |
Cadence Design Systems, Inc. |
Method and apparatus for specifying a distance between an external state and a set of states in space
|
US7197738B1
(en)
*
|
2002-08-09 |
2007-03-27 |
Cadence Design Systems, Inc. |
Method and apparatus for routing
|
US7062743B2
(en)
*
|
2002-09-24 |
2006-06-13 |
The Regents Of The University Of California |
Floorplan evaluation, global routing, and buffer insertion for integrated circuits
|
US7003752B2
(en)
*
|
2002-11-18 |
2006-02-21 |
Cadence Design Systems, Inc. |
Method and apparatus for routing
|
US7010771B2
(en)
*
|
2002-11-18 |
2006-03-07 |
Cadence Design Systems, Inc. |
Method and apparatus for searching for a global path
|
US7080342B2
(en)
*
|
2002-11-18 |
2006-07-18 |
Cadence Design Systems, Inc |
Method and apparatus for computing capacity of a region for non-Manhattan routing
|
US6996789B2
(en)
*
|
2002-11-18 |
2006-02-07 |
Cadence Design Systems, Inc. |
Method and apparatus for performing an exponential path search
|
US7480885B2
(en)
|
2002-11-18 |
2009-01-20 |
Cadence Design Systems, Inc. |
Method and apparatus for routing with independent goals on different layers
|
US7047513B2
(en)
*
|
2002-11-18 |
2006-05-16 |
Cadence Design Systems, Inc. |
Method and apparatus for searching for a three-dimensional global path
|
US7171635B2
(en)
*
|
2002-11-18 |
2007-01-30 |
Cadence Design Systems, Inc. |
Method and apparatus for routing
|
US6988258B2
(en)
*
|
2002-12-09 |
2006-01-17 |
Altera Corporation |
Mask-programmable logic device with building block architecture
|
US7013445B1
(en)
*
|
2002-12-31 |
2006-03-14 |
Cadence Design Systems, Inc. |
Post processor for optimizing manhattan integrated circuits placements into non manhattan placements
|
US7086024B2
(en)
*
|
2003-06-01 |
2006-08-01 |
Cadence Design Systems, Inc. |
Methods and apparatus for defining power grid structures having diagonal stripes
|
US7003748B1
(en)
*
|
2003-06-01 |
2006-02-21 |
Cadence Design Systems, Inc. |
Methods and apparatus for defining Manhattan power grid structures beneficial to diagonal signal wiring
|
JP2005100239A
(en)
|
2003-09-26 |
2005-04-14 |
Renesas Technology Corp |
Automatic layout apparatus, layout model generation apparatus, layout model verification apparatus, and layout model
|
US7058919B1
(en)
|
2003-10-28 |
2006-06-06 |
Xilinx, Inc. |
Methods of generating test designs for testing specific routing resources in programmable logic devices
|
JP2005141679A
(en)
*
|
2003-11-10 |
2005-06-02 |
Toshiba Microelectronics Corp |
Semiconductor integrated circuit apparatus, layout method for semiconductor integrated circuit apparatus and layout design program for semiconductor integrated circuit apparatus
|
US6899371B1
(en)
*
|
2003-11-20 |
2005-05-31 |
Dorothy L. Hammond |
Auxiliary sun visor
|
US7127696B2
(en)
|
2003-12-17 |
2006-10-24 |
International Business Machines Corporation |
Method and apparatus for generating steiner trees using simultaneous blockage avoidance, delay optimization and design density management
|
US7174529B1
(en)
*
|
2004-02-14 |
2007-02-06 |
Cadence Design Systems, Inc. |
Acute angle avoidance during routing
|
US7185307B2
(en)
*
|
2004-02-19 |
2007-02-27 |
Faraday Technology Corp. |
Method of fabricating and integrated circuit through utilizing metal layers to program randomly positioned basic units
|
US7340711B2
(en)
*
|
2004-06-04 |
2008-03-04 |
Cadence Design Systems, Inc. |
Method and apparatus for local preferred direction routing
|
US7707537B2
(en)
*
|
2004-06-04 |
2010-04-27 |
Cadence Design Systems, Inc. |
Method and apparatus for generating layout regions with local preferred directions
|
EP1756741A4
(en)
|
2004-06-04 |
2007-09-05 |
Cadence Design Systems Inc |
Local preferred direction routing and layout generation
|
US7412682B2
(en)
*
|
2004-06-04 |
2008-08-12 |
Cadence Design Systems, Inc |
Local preferred direction routing
|
US7185304B2
(en)
|
2004-10-14 |
2007-02-27 |
Intel Corporation |
System and method for VLSI CAD design
|
US7299442B2
(en)
|
2005-01-11 |
2007-11-20 |
International Business Machines Corporation |
Probabilistic congestion prediction with partial blockages
|