WO2006039254A2 - Face to face bonded i/o circuit die and functional logic circuit die system - Google Patents
Face to face bonded i/o circuit die and functional logic circuit die system Download PDFInfo
- Publication number
- WO2006039254A2 WO2006039254A2 PCT/US2005/034526 US2005034526W WO2006039254A2 WO 2006039254 A2 WO2006039254 A2 WO 2006039254A2 US 2005034526 W US2005034526 W US 2005034526W WO 2006039254 A2 WO2006039254 A2 WO 2006039254A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- integrated circuit
- face
- circuits
- input
- disposed
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
- H03K19/17732—Macroblocks
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17736—Structural details of routing resources
- H03K19/17744—Structural details of routing resources for input/output signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/1778—Structural details for adapting physical parameters
- H03K19/17796—Structural details for adapting physical parameters for physical disposition of blocks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
Definitions
- the present invention relates to integrated circuit technology. More particularly, the present invention relates to an integrated circuit system including mating sets of face-to-face integrated circuit dice.
- SOC system- on-a-chip
- I/Os are constructed as in-line circuits, while others are staggered.
- Some I/Os may include different features such as LVDS or PCI- compliant circuits or circuits used to implement other standards.
- ESD electro-static discharge
- Another solution is to use so-called I/O immersion where I/Os can be programmed anywhere in the FPGA fabric, thereby decoupling the number of I/Os from the number of gates, because the I/O circuits are not limited to the perimeter of the device.
- This solution however requires flip-chip packaging.
- Flip-chip packaging is the art of bonding pads distributed anywhere on the face of an IC directly to a package without use of wires. Flip- chip packaging, presently and in the reasonably-foreseeable future, will still add enough cost to the product to offset any cost savings realized from the solution.
- An integrated circuit system includes a first set of integrated circuit dice each member of the set having a different configuration of input/output circuits disposed thereon and a second set of integrated circuit dice each having different logical function circuits disposed thereon.
- Each member of the first and second sets of integrated circuit dice include an array of face-to-face bonding pads disposed thereon that mate with the array of face-to- face bonding pads of each member of the other set.
- the logical function circuits may include a programmable logic array such as an FPGA array
- the first integrated circuit die may include other digital, analog, and/or interface circuits in addition to the input/output circuits.
- FIG. 1 is a top view of an illustrative input/output integrated circuit die that may be used in an integrated circuit system according to the principles of the present invention.
- FIG. 2 is a top view of an illustrative logic-function or other-function integrated circuit die that may be used in an integrated circuit system according to the principles of the present invention.
- FIG. 3 is a top view of another illustrative input/output integrated circuit die including additional functional circuits that may be used in an integrated circuit system according to the principles of the present invention.
- FIG. 4 is a perspective view of an illustrative input/output integrated circuit and a logic-function or other-function integrated circuit die that may be used in an integrated circuit system according to the principles of the present invention.
- the I/O circuit portion of an FPGA can be manufactured on mature processes because, among other reasons, a system designer requires higher voltage board signaling than that needed for the FPGA core. That is, while the FPGA may operate at one voltage such as 1.5 volts, the I/O circuits may need to be able to operate at other voltages such as, for example, 3-5 volts, to handle various customer applications.
- Wafer prices for circuits manufactured using such mature processes are typically steeply discounted relative to leading-edge processes.
- an I/O chip for a 90nm FPGA device may be produced using a 180nm process. Mature processes can support higher voltages due to the thicker oxides used.
- different I/O chips may be provided for face-to-face bonding with the FPGA chip based on the voltage required by the customer application.
- an integrated circuit system includes a plurality of first integrated circuit die including I/O circuits, each one having a different I/O count.
- the I/O circuits may preferably be located on the periphery of the die and are available for wire bonding.
- the I/O circuits may preferably be fabricated using a mature process node.
- the integrated circuit system of the present invention also includes a plurality of second integrated circuit die including digital programmable logic device circuits, each one having a different gate count.
- the digital integrated circuits may preferably be fabricated using a leading-edge process node.
- Face-to-face bonding pads on each of the first and second integrated circuit dice are disposed in the center portion of the first and second integrated circuit die.
- the face-to-face bonding pads on each of the first and second integrated circuit dice are matingly located with respect to one another and are distributed so that a second integrated circuit die, for example
- an FPGA which may preferably be fabricated using a leading edge process so as to minimize cost/gate, can be bonded to the first IO die.
- the face-to-face bonding pads may be disposed in a layout pattern that allows different gate-count FPGA integrated circuit die to be face-to- face bonded to different I/O circuit die.
- a device manufacturer can offer customers choices of purchasing various numbers of I/O circuits for a product with a given gate count, without having to manufacture different versions of that product at the wafer level.
- a customer could purchase a product having both a desired gate count and a desired number of I/O circuits, without having to compromise cost by purchasing an un-needed number of one in order to obtain the desired number of the other.
- the present invention applies to ASIC integrated circuits, SOC integrated circuits or other functional types of integrated circuits in addition to programmable logic devices such as FPGAs.
- FIG. 1 a top view is shown of an illustrative input/output integrated circuit die 10 that may be used in an integrated circuit system according to the principles of the present invention.
- Input/output integrated circuit die 10 includes a plurality of input/output pads 12 disposed about its periphery as is known in the art. These input/output pads may be used to accept connecting wires that may be attached using integrated-circuit wire-bonding techniques to make connections through an integrated-circuit package (not shown in the figure) to off-chip circuitry as is known in the art. The package seals the integrated circuit to protect it from the outside environment as is known in the art.
- the input/output pads 12 are electrically connected to input/output circuits 14.
- Input/output circuits 14 may include buffers, level-shifting circuits and other digital signal conditioning circuitry as is known in the art.
- the particular composition of the input/output circuits 14 in an integrated circuit fabricated according to the principles of the present invention will be a matter of design choice made by persons of ordinary skill in the art and dictated by the application in which the integrated circuit system of the present invention is used.
- the input/output circuits 14 may be arranged, for example, in more than one concentric "ring" with the outermost one of the rings being located inward from the edges of the integrated circuit die, and the next ring being located inward of the input/output circuits in the outer ring.
- input/output integrated circuit die 10 Also included on input/output integrated circuit die 10 is an array of face-to-face bonding pads, one of which is identified at reference numeral 16. These face-to-face bonding pads may be fabricated and configured as is known in the art of face-to-face integrated circuit bonding techniques. The number of face-to-face bonding pads that will be used in an array of face-to-face bonding pads in the integrated circuit system of the present invention is a matter of design choice dictated by the connectivity needs encountered in the system. The placement pattern of the face-to-face bonding pads in the array of face-to-face bonding pads is not critical and need only be configured to permit mating face-to-face bonding pads of a second integrated circuit die to be face-to-face bonded to input/output integrated circuit die 10.
- the input/output circuits 14 would be connected to internal circuitry on the integrated circuit to which they would either drive signals to from off-chip sources or from which they would receive signals to be driven to off-chip signal loads via the input/output pads 12.
- the input/output circuits 14 are connected to ones of the face-to-face bonding pads to which they either drive signals routed through the input/output pads 12 and the input/output circuits 14 from the off-chip sources or from which they would receive signals from a second integrated-circuit die that is bonded thereto to be driven to off-chip signal loads through the input/output circuits 14 via the input/output pads 12.
- illustrative electrical connections 18 and 20 are shown, respectively, made between face-to- face bonding pad 22 and input/output circuit 24 and face-to-face bonding pad 26 and input/output circuit 28.
- the input/output circuits 14 may be configured as a mix of fixed input circuits and output circuits or may be configurable as to one or more of input function or output function, logic level definition, signal conditioning, etc., as is known in the art.
- the programming of these functions may be set by register bits as is also known in the art.
- the programming registers may either be contained within each programmable input/output circuit or may be configured separately as programming registers 30, 32, and 34 shown in FIG. 1.
- Programming registers 30, 32, and 34 may be coupled to the input/output circuits to define such functions and parameters, as is known in the art.
- programming registers are in general use in the industry and the loading of the programming registers can be accomplished by using techniques known for programming such programmable registers and programmable logic devices in general. Such techniques include, but are not limited to, coupling the registers together to a JTAG port on the integrated circuit die 10 that is coupled to the input/output pads, coupling the registers to other circuitry to be programmed and located on the integrated circuit die 10 or on the integrated circuit to be mated with the input/output circuit integrated circuit die 10.
- the registers could be coupled to, for example, an FPGA programming circuit contained on the integrated circuit die 10 or on the logic-function integrated-circuit die to which the integrated circuit die 10 of FIG. 1 will be mated through the face-to-face interface.
- the register bits could be loaded from non-volatile memory such as flash memory disposed on the integrated circuit die 10 or on the logic-function integrated- circuit die to which the integrated circuit die of FIG. 1 will be mated through the face-to-face interface.
- non-volatile memory such as flash memory disposed on the integrated circuit die 10 or on the logic-function integrated- circuit die to which the integrated circuit die of FIG. 1 will be mated through the face-to-face interface.
- Logic-function integrated-circuit die 40 includes a logic function circuit 42 (shown in dashed lines) that may be, for example, a programmable logic array or an FPGA.
- logic-function integrated- circuit die 40 of FIG. 2 includes an array of face-to-face bonding pads, one of which is identified at reference numeral 44. These face-to-face bonding pads are oriented to mate with the array of face-to-face bonding pads of input/output integrated circuit die 10 of FIG. 1. Illustrative ones of both the face-to-face bonding pads and circuit elements of the logic function circuit 42 (illustrated as small squares within dashed line rectangle 42) are shown connected together. Persons of ordinary skill in the art will appreciate that the circuit elements of the logic function circuit 42 represented by the small squares could be any of a wide variety of circuit elements including, but not limited to, input and output buffers and other circuits.
- the integrated-circuit system of the present invention may be practiced using integrated circuits other than what have been referred to herein as logic-function circuits.
- logic-function circuits For example, SOC integrated circuits are becoming more prevalent. Such SOC integrated circuits are likely to have the same I/O variability issues as do FPGA integrated circuits.
- the present invention is meant to encompass such integrated circuits as well as other integrated circuits that may benefit from an ability to customize the number of I/O lines available to a user.
- FIG. 3 is a top view of another illustrative input/output integrated circuit die including additional functional circuits that may be used in an integrated circuit system according to the principles of the present invention.
- input/output integrated circuit die 50 is shown. Like the input/output integrated circuit die 10 of FIG. 1 , input/output integrated circuit die 50 includes a plurality of input/output pads 52 disposed about its periphery as is known in the art. These input/output pads may be used to accept connecting wires that may be attached using integrated-circuit wire-bonding techniques to make connections through an integrated- circuit package (not shown in the figure) to off-chip circuitry as is known in the art. The package seals the integrated circuit to protect it from the outside environment as is known in the art.
- Input/output circuits 54 may include buffers, level-shifting circuits and other digital signal conditioning circuitry as is known in the art.
- the particular composition of the input/output circuits 54 in an integrated circuit fabricated according to the principles of the present invention will be a matter of design choice made by persons of ordinary skill in the art and dictated by the application in which the integrated circuit system of the present invention is used.
- input/output integrated circuit die 50 Also included on input/output integrated circuit die 50 is an array of face-to-face bonding pads, one of which is identified at reference numeral 56. These face-to-face bonding pads may be fabricated and configured as is known in the art of face-to-face integrated circuit bonding techniques. Configuration registers 58 and 60 are shown for the case where the input/output circuits 54 are configurable as was disclosed with reference to FIG. 1.
- input/output integrated circuit die 50 may include other circuitry.
- the array of face-to-face bonding pads is disposed on an upper layer of the integrated circuit die separated from the underlying semiconductor substrate by insulating layers and metal interconnect layers and does not occupy any of the underlying semiconductor substrate. Thus this region of the substrate is available for other circuitry. Accordingly, circuit blocks 62, 64, 66, and 68 are shown as dashed-line rectangles disposed generally under the array of face-to-face bonding pads in the central portion of FIG. 3.
- Input and output circuit elements of these circuit blocks 62, 64, 66, and 68 are shown as small squares disposed therein and are illustrated as having exemplary connections to ones of the face-to-face bonding pads and ones of the input/output circuits. Persons of ordinary skill in the art will appreciate that these circuit elements represent such things as input buffer inputs, output buffer outputs, digital inputs and outputs, analog inputs and outputs, etc., as would be encountered depending on the nature of individual ones of circuit blocks 62, 64, 66, and 68.
- circuit blocks 62, 64, 66, and 68 may be advantageously disposed in this region under the face-to-face bonding pads.
- Such circuitry includes, but is not limited to circuit functions such as analog function circuits, digital-to-analog converter circuits, analog-to-digital converter circuits, voltage-regulator circuits, programming control circuits for programmable logic devices, such as FPGA circuits to be disposed on the mating integrated circuit, charge-pump circuits, data- conditioning circuits, serializer/deserializer (SERDES) circuits that perform self-clocked serial-to-parallel conversion, industry-standard bus circuits (PCI and the like).
- SERDES serializer/deserializer
- FIGS. 1 and 3 there are available a plurality of input/output integrated-circuit dice as in FIGS. 1 and 3, each having a different number and/or configuration of input/output circuits and input/output pads.
- FIG. 2 There are also available a plurality of functional-circuit integrated-circuit dice such as illustrated in FIG. 2.
- the patterns of the arrays of face-to-face bonding pads on each of the plurality of input/output integrated-circuit dice and the plurality of functional-circuit integrated-circuit dice are arranged so as to mate with one another so that any one of the plurality of input/output integrated-circuit dice and the plurality of functional-circuit integrated-circuit dice can be mated to one another.
- the number of face-to-face bonding pads on the input/output integrated-circuit die and the functional-circuit integrated-circuit die to be mated need not be the same so long as the array patterns on each are such that the pattern of the die having the smaller number of face- to-face bonding pads can be correctly matingly oriented with a portion of the face-to-face bonding pads on the die having the larger array.
- This is entirely a geometry exercise and so the mapping of the face-to-face-bonding-pad footprint of the smaller array to a portion of the face-to-face-bonding-pad footprint of the larger array is a trivial layout exercise for persons of ordinary skill in the art.
- FIG. 4 an expanded perspective view illustrates a logic-function integrated-circuit die 40 being face-to-face bonded to an input/output integrated circuit die 10.
- Face-to-face bonding pads 24 on the input/output integrated circuit 10 are aligned with face-to-face bonding pads 44 on the logic-function integrated-circuit die 40.
- the face-to- face bonding pads 44 on the logic function integrated circuit die 40 are illustrated with dashed lines in FIG. 4, indicating that they are actually located on a surface of the logic- function integrated-circuit die 40 facing the top of the input/output integrated circuit die 10.
- Packaging bond wires 80 are used to connect the input/output integrated circuit 10 to packaging materials, as is known in the art.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05806636A EP1794793A4 (en) | 2004-09-29 | 2005-09-26 | Face to face bonded i/o circuit die and functional logic circuit die system |
JP2007533731A JP2008515202A (en) | 2004-09-29 | 2005-09-26 | Face-to-face bonded I / O circuit die and functional logic circuit system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/955,929 US7459772B2 (en) | 2004-09-29 | 2004-09-29 | Face-to-face bonded I/O circuit die and functional logic circuit die system |
US10/955,929 | 2004-09-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006039254A2 true WO2006039254A2 (en) | 2006-04-13 |
WO2006039254A3 WO2006039254A3 (en) | 2006-07-13 |
Family
ID=36124730
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/034526 WO2006039254A2 (en) | 2004-09-29 | 2005-09-26 | Face to face bonded i/o circuit die and functional logic circuit die system |
Country Status (4)
Country | Link |
---|---|
US (4) | US7459772B2 (en) |
EP (1) | EP1794793A4 (en) |
JP (1) | JP2008515202A (en) |
WO (1) | WO2006039254A2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7358601B1 (en) | 2004-09-29 | 2008-04-15 | Actel Corporation | Architecture for face-to-face bonding between substrate and multiple daughter chips |
JP2013084974A (en) * | 2007-05-16 | 2013-05-09 | Qualcomm Inc | Die stacking system and method |
US8922244B2 (en) | 2011-10-31 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three dimensional integrated circuit connection structure and method |
US9048112B2 (en) | 2010-06-29 | 2015-06-02 | Qualcomm Incorporated | Integrated voltage regulator with embedded passive device(s) for a stacked IC |
Families Citing this family (205)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7224042B1 (en) | 2005-06-29 | 2007-05-29 | Actel Corporation | Integrated circuit wafer with inter-die metal interconnect lines traversing scribe-line boundaries |
KR100798896B1 (en) * | 2007-06-07 | 2008-01-29 | 주식회사 실리콘웍스 | Pad layout structure of semiconductor chip |
US8097956B2 (en) * | 2009-03-12 | 2012-01-17 | Apple Inc. | Flexible packaging for chip-on-chip and package-on-package technologies |
US20100244276A1 (en) * | 2009-03-25 | 2010-09-30 | Lsi Corporation | Three-dimensional electronics package |
US8384426B2 (en) | 2009-04-14 | 2013-02-26 | Monolithic 3D Inc. | Semiconductor device and structure |
US8669778B1 (en) | 2009-04-14 | 2014-03-11 | Monolithic 3D Inc. | Method for design and manufacturing of a 3D semiconductor device |
US7986042B2 (en) | 2009-04-14 | 2011-07-26 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8058137B1 (en) | 2009-04-14 | 2011-11-15 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8362800B2 (en) | 2010-10-13 | 2013-01-29 | Monolithic 3D Inc. | 3D semiconductor device including field repairable logics |
US8427200B2 (en) | 2009-04-14 | 2013-04-23 | Monolithic 3D Inc. | 3D semiconductor device |
US8258810B2 (en) | 2010-09-30 | 2012-09-04 | Monolithic 3D Inc. | 3D semiconductor device |
US9577642B2 (en) | 2009-04-14 | 2017-02-21 | Monolithic 3D Inc. | Method to form a 3D semiconductor device |
US8373439B2 (en) | 2009-04-14 | 2013-02-12 | Monolithic 3D Inc. | 3D semiconductor device |
US8362482B2 (en) | 2009-04-14 | 2013-01-29 | Monolithic 3D Inc. | Semiconductor device and structure |
US8378715B2 (en) | 2009-04-14 | 2013-02-19 | Monolithic 3D Inc. | Method to construct systems |
US8754533B2 (en) | 2009-04-14 | 2014-06-17 | Monolithic 3D Inc. | Monolithic three-dimensional semiconductor device and structure |
US8405420B2 (en) | 2009-04-14 | 2013-03-26 | Monolithic 3D Inc. | System comprising a semiconductor device and structure |
US9711407B2 (en) | 2009-04-14 | 2017-07-18 | Monolithic 3D Inc. | Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer |
US8395191B2 (en) | 2009-10-12 | 2013-03-12 | Monolithic 3D Inc. | Semiconductor device and structure |
US9509313B2 (en) | 2009-04-14 | 2016-11-29 | Monolithic 3D Inc. | 3D semiconductor device |
US8476145B2 (en) | 2010-10-13 | 2013-07-02 | Monolithic 3D Inc. | Method of fabricating a semiconductor device and structure |
US8581349B1 (en) | 2011-05-02 | 2013-11-12 | Monolithic 3D Inc. | 3D memory semiconductor device and structure |
US10388863B2 (en) | 2009-10-12 | 2019-08-20 | Monolithic 3D Inc. | 3D memory device and structure |
US8294159B2 (en) | 2009-10-12 | 2012-10-23 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US10910364B2 (en) | 2009-10-12 | 2021-02-02 | Monolitaic 3D Inc. | 3D semiconductor device |
US9099424B1 (en) | 2012-08-10 | 2015-08-04 | Monolithic 3D Inc. | Semiconductor system, device and structure with heat removal |
US8536023B2 (en) | 2010-11-22 | 2013-09-17 | Monolithic 3D Inc. | Method of manufacturing a semiconductor device and structure |
US10366970B2 (en) | 2009-10-12 | 2019-07-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10157909B2 (en) | 2009-10-12 | 2018-12-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10354995B2 (en) | 2009-10-12 | 2019-07-16 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US8450804B2 (en) | 2011-03-06 | 2013-05-28 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US11374118B2 (en) | 2009-10-12 | 2022-06-28 | Monolithic 3D Inc. | Method to form a 3D integrated circuit |
US11018133B2 (en) | 2009-10-12 | 2021-05-25 | Monolithic 3D Inc. | 3D integrated circuit |
US8742476B1 (en) | 2012-11-27 | 2014-06-03 | Monolithic 3D Inc. | Semiconductor device and structure |
US10043781B2 (en) | 2009-10-12 | 2018-08-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US8298875B1 (en) | 2011-03-06 | 2012-10-30 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8461035B1 (en) | 2010-09-30 | 2013-06-11 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8492886B2 (en) | 2010-02-16 | 2013-07-23 | Monolithic 3D Inc | 3D integrated circuit with logic |
US8026521B1 (en) | 2010-10-11 | 2011-09-27 | Monolithic 3D Inc. | Semiconductor device and structure |
US8373230B1 (en) | 2010-10-13 | 2013-02-12 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US9099526B2 (en) | 2010-02-16 | 2015-08-04 | Monolithic 3D Inc. | Integrated circuit device and structure |
US8541819B1 (en) | 2010-12-09 | 2013-09-24 | Monolithic 3D Inc. | Semiconductor device and structure |
US10217667B2 (en) | 2011-06-28 | 2019-02-26 | Monolithic 3D Inc. | 3D semiconductor device, fabrication method and system |
US9219005B2 (en) | 2011-06-28 | 2015-12-22 | Monolithic 3D Inc. | Semiconductor system and device |
US9953925B2 (en) | 2011-06-28 | 2018-04-24 | Monolithic 3D Inc. | Semiconductor system and device |
US8642416B2 (en) | 2010-07-30 | 2014-02-04 | Monolithic 3D Inc. | Method of forming three dimensional integrated circuit devices using layer transfer technique |
US8901613B2 (en) | 2011-03-06 | 2014-12-02 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US11482440B2 (en) | 2010-12-16 | 2022-10-25 | Monolithic 3D Inc. | 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits |
US10497713B2 (en) | 2010-11-18 | 2019-12-03 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US8163581B1 (en) | 2010-10-13 | 2012-04-24 | Monolith IC 3D | Semiconductor and optoelectronic devices |
US8273610B2 (en) | 2010-11-18 | 2012-09-25 | Monolithic 3D Inc. | Method of constructing a semiconductor device and structure |
US11257867B1 (en) | 2010-10-11 | 2022-02-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with oxide bonds |
US10896931B1 (en) | 2010-10-11 | 2021-01-19 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10290682B2 (en) | 2010-10-11 | 2019-05-14 | Monolithic 3D Inc. | 3D IC semiconductor device and structure with stacked memory |
US11600667B1 (en) | 2010-10-11 | 2023-03-07 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US8114757B1 (en) | 2010-10-11 | 2012-02-14 | Monolithic 3D Inc. | Semiconductor device and structure |
US11469271B2 (en) | 2010-10-11 | 2022-10-11 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11315980B1 (en) | 2010-10-11 | 2022-04-26 | Monolithic 3D Inc. | 3D semiconductor device and structure with transistors |
US11018191B1 (en) | 2010-10-11 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11158674B2 (en) | 2010-10-11 | 2021-10-26 | Monolithic 3D Inc. | Method to produce a 3D semiconductor device and structure |
US11024673B1 (en) | 2010-10-11 | 2021-06-01 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11227897B2 (en) | 2010-10-11 | 2022-01-18 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11605663B2 (en) | 2010-10-13 | 2023-03-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11063071B1 (en) | 2010-10-13 | 2021-07-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11855114B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US9197804B1 (en) | 2011-10-14 | 2015-11-24 | Monolithic 3D Inc. | Semiconductor and optoelectronic devices |
US11043523B1 (en) | 2010-10-13 | 2021-06-22 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US8379458B1 (en) | 2010-10-13 | 2013-02-19 | Monolithic 3D Inc. | Semiconductor device and structure |
US11855100B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11404466B2 (en) | 2010-10-13 | 2022-08-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11437368B2 (en) | 2010-10-13 | 2022-09-06 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US10978501B1 (en) | 2010-10-13 | 2021-04-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11869915B2 (en) | 2010-10-13 | 2024-01-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11133344B2 (en) | 2010-10-13 | 2021-09-28 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US10833108B2 (en) | 2010-10-13 | 2020-11-10 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11164898B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US10943934B2 (en) | 2010-10-13 | 2021-03-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11327227B2 (en) | 2010-10-13 | 2022-05-10 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US8283215B2 (en) | 2010-10-13 | 2012-10-09 | Monolithic 3D Inc. | Semiconductor and optoelectronic devices |
US11929372B2 (en) | 2010-10-13 | 2024-03-12 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US10998374B1 (en) | 2010-10-13 | 2021-05-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11694922B2 (en) | 2010-10-13 | 2023-07-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US10679977B2 (en) | 2010-10-13 | 2020-06-09 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11163112B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11031275B2 (en) | 2010-11-18 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11107721B2 (en) | 2010-11-18 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with NAND logic |
US11923230B1 (en) | 2010-11-18 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11784082B2 (en) | 2010-11-18 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11094576B1 (en) | 2010-11-18 | 2021-08-17 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11735462B2 (en) | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11508605B2 (en) | 2010-11-18 | 2022-11-22 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11004719B1 (en) | 2010-11-18 | 2021-05-11 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11355381B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11804396B2 (en) | 2010-11-18 | 2023-10-31 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11482438B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11854857B1 (en) | 2010-11-18 | 2023-12-26 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11121021B2 (en) | 2010-11-18 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11521888B2 (en) | 2010-11-18 | 2022-12-06 | Monolithic 3D Inc. | 3D semiconductor device and structure with high-k metal gate transistors |
US11615977B2 (en) | 2010-11-18 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11164770B1 (en) | 2010-11-18 | 2021-11-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11018042B1 (en) | 2010-11-18 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11211279B2 (en) | 2010-11-18 | 2021-12-28 | Monolithic 3D Inc. | Method for processing a 3D integrated circuit and structure |
US11610802B2 (en) | 2010-11-18 | 2023-03-21 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes |
US11569117B2 (en) | 2010-11-18 | 2023-01-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11482439B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US11355380B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | Methods for producing 3D semiconductor memory device and structure utilizing alignment marks |
US11443971B2 (en) | 2010-11-18 | 2022-09-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11901210B2 (en) | 2010-11-18 | 2024-02-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11495484B2 (en) | 2010-11-18 | 2022-11-08 | Monolithic 3D Inc. | 3D semiconductor devices and structures with at least two single-crystal layers |
US11862503B2 (en) | 2010-11-18 | 2024-01-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US8975670B2 (en) | 2011-03-06 | 2015-03-10 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US8786080B2 (en) * | 2011-03-11 | 2014-07-22 | Altera Corporation | Systems including an I/O stack and methods for fabricating such systems |
US8701057B2 (en) * | 2011-04-11 | 2014-04-15 | Nvidia Corporation | Design, layout, and manufacturing techniques for multivariant integrated circuits |
US10388568B2 (en) | 2011-06-28 | 2019-08-20 | Monolithic 3D Inc. | 3D semiconductor device and system |
US8687399B2 (en) | 2011-10-02 | 2014-04-01 | Monolithic 3D Inc. | Semiconductor device and structure |
US9029173B2 (en) | 2011-10-18 | 2015-05-12 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
JP5896682B2 (en) * | 2011-10-18 | 2016-03-30 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device |
US9000557B2 (en) | 2012-03-17 | 2015-04-07 | Zvi Or-Bach | Semiconductor device and structure |
US11088050B2 (en) | 2012-04-09 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers |
US11476181B1 (en) | 2012-04-09 | 2022-10-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11164811B2 (en) | 2012-04-09 | 2021-11-02 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers and oxide-to-oxide bonding |
US8557632B1 (en) | 2012-04-09 | 2013-10-15 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US11735501B1 (en) | 2012-04-09 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11594473B2 (en) | 2012-04-09 | 2023-02-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11881443B2 (en) | 2012-04-09 | 2024-01-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11616004B1 (en) | 2012-04-09 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US10600888B2 (en) | 2012-04-09 | 2020-03-24 | Monolithic 3D Inc. | 3D semiconductor device |
US11694944B1 (en) | 2012-04-09 | 2023-07-04 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11410912B2 (en) | 2012-04-09 | 2022-08-09 | Monolithic 3D Inc. | 3D semiconductor device with vias and isolation layers |
US8686428B1 (en) | 2012-11-16 | 2014-04-01 | Monolithic 3D Inc. | Semiconductor device and structure |
US8574929B1 (en) | 2012-11-16 | 2013-11-05 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
KR102190382B1 (en) | 2012-12-20 | 2020-12-11 | 삼성전자주식회사 | Semiconductor package |
US11309292B2 (en) | 2012-12-22 | 2022-04-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US8674470B1 (en) | 2012-12-22 | 2014-03-18 | Monolithic 3D Inc. | Semiconductor device and structure |
US11018116B2 (en) | 2012-12-22 | 2021-05-25 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11784169B2 (en) | 2012-12-22 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11916045B2 (en) | 2012-12-22 | 2024-02-27 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11063024B1 (en) | 2012-12-22 | 2021-07-13 | Monlithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11217565B2 (en) | 2012-12-22 | 2022-01-04 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US10903089B1 (en) | 2012-12-29 | 2021-01-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430667B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11177140B2 (en) | 2012-12-29 | 2021-11-16 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11087995B1 (en) | 2012-12-29 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430668B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US10115663B2 (en) | 2012-12-29 | 2018-10-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10600657B2 (en) | 2012-12-29 | 2020-03-24 | Monolithic 3D Inc | 3D semiconductor device and structure |
US9385058B1 (en) | 2012-12-29 | 2016-07-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US10651054B2 (en) | 2012-12-29 | 2020-05-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10892169B2 (en) | 2012-12-29 | 2021-01-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11004694B1 (en) | 2012-12-29 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9871034B1 (en) | 2012-12-29 | 2018-01-16 | Monolithic 3D Inc. | Semiconductor device and structure |
US9588937B2 (en) | 2013-02-28 | 2017-03-07 | International Business Machines Corporation | Array of processor core circuits with reversible tiers |
US9368489B1 (en) | 2013-02-28 | 2016-06-14 | International Business Machines Corporation | Interconnect circuits at three-dimensional (3-D) bonding interfaces of a processor array |
US8902663B1 (en) | 2013-03-11 | 2014-12-02 | Monolithic 3D Inc. | Method of maintaining a memory state |
US10325651B2 (en) | 2013-03-11 | 2019-06-18 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US11935949B1 (en) | 2013-03-11 | 2024-03-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US11869965B2 (en) | 2013-03-11 | 2024-01-09 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US11088130B2 (en) | 2014-01-28 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US8994404B1 (en) | 2013-03-12 | 2015-03-31 | Monolithic 3D Inc. | Semiconductor device and structure |
US11923374B2 (en) | 2013-03-12 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11398569B2 (en) | 2013-03-12 | 2022-07-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10840239B2 (en) | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9117749B1 (en) | 2013-03-15 | 2015-08-25 | Monolithic 3D Inc. | Semiconductor device and structure |
US10224279B2 (en) | 2013-03-15 | 2019-03-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US11720736B2 (en) | 2013-04-15 | 2023-08-08 | Monolithic 3D Inc. | Automation methods for 3D integrated circuits and devices |
US11030371B2 (en) | 2013-04-15 | 2021-06-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11341309B1 (en) | 2013-04-15 | 2022-05-24 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11270055B1 (en) | 2013-04-15 | 2022-03-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US9021414B1 (en) | 2013-04-15 | 2015-04-28 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11574109B1 (en) | 2013-04-15 | 2023-02-07 | Monolithic 3D Inc | Automation methods for 3D integrated circuits and devices |
US11487928B2 (en) | 2013-04-15 | 2022-11-01 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US9059163B2 (en) * | 2013-10-17 | 2015-06-16 | International Business Machines Corporation | Structure for logic circuit and serializer-deserializer stack |
US11031394B1 (en) | 2014-01-28 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10297586B2 (en) | 2015-03-09 | 2019-05-21 | Monolithic 3D Inc. | Methods for processing a 3D semiconductor device |
US11107808B1 (en) | 2014-01-28 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11011507B1 (en) | 2015-04-19 | 2021-05-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11056468B1 (en) | 2015-04-19 | 2021-07-06 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10825779B2 (en) | 2015-04-19 | 2020-11-03 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9721927B1 (en) * | 2015-04-19 | 2017-08-01 | Monolithic 3D Inc. | Semiconductor device, structure and methods |
US10381328B2 (en) | 2015-04-19 | 2019-08-13 | Monolithic 3D Inc. | Semiconductor device and structure |
CN115942752A (en) | 2015-09-21 | 2023-04-07 | 莫诺利特斯3D有限公司 | 3D semiconductor device and structure |
US10522225B1 (en) | 2015-10-02 | 2019-12-31 | Monolithic 3D Inc. | Semiconductor device with non-volatile memory |
US10847540B2 (en) | 2015-10-24 | 2020-11-24 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11296115B1 (en) | 2015-10-24 | 2022-04-05 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10418369B2 (en) | 2015-10-24 | 2019-09-17 | Monolithic 3D Inc. | Multi-level semiconductor memory device and structure |
US11114464B2 (en) | 2015-10-24 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11114427B2 (en) | 2015-11-07 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor processor and memory device and structure |
US11937422B2 (en) | 2015-11-07 | 2024-03-19 | Monolithic 3D Inc. | Semiconductor memory device and structure |
USD795349S1 (en) * | 2016-05-24 | 2017-08-22 | Tangible Play, Inc. | Programming tile |
US11869591B2 (en) | 2016-10-10 | 2024-01-09 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11930648B1 (en) | 2016-10-10 | 2024-03-12 | Monolithic 3D Inc. | 3D memory devices and structures with metal layers |
US11251149B2 (en) | 2016-10-10 | 2022-02-15 | Monolithic 3D Inc. | 3D memory device and structure |
US11711928B2 (en) | 2016-10-10 | 2023-07-25 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11812620B2 (en) | 2016-10-10 | 2023-11-07 | Monolithic 3D Inc. | 3D DRAM memory devices and structures with control circuits |
US11329059B1 (en) | 2016-10-10 | 2022-05-10 | Monolithic 3D Inc. | 3D memory devices and structures with thinned single crystal substrates |
US10295588B2 (en) | 2016-12-22 | 2019-05-21 | Xcelsis Corporation | Wafer testing without direct probing |
US11296106B2 (en) | 2019-04-08 | 2022-04-05 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11018156B2 (en) | 2019-04-08 | 2021-05-25 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11763864B2 (en) | 2019-04-08 | 2023-09-19 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures with bit-line pillars |
US11158652B1 (en) | 2019-04-08 | 2021-10-26 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US10892016B1 (en) | 2019-04-08 | 2021-01-12 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
KR20210079005A (en) | 2019-12-19 | 2021-06-29 | 삼성전자주식회사 | Semiconductor package and method for fabricating the same |
US11616023B2 (en) | 2020-01-23 | 2023-03-28 | Nvidia Corporation | Face-to-face dies with a void for enhanced inductor performance |
US11127719B2 (en) | 2020-01-23 | 2021-09-21 | Nvidia Corporation | Face-to-face dies with enhanced power delivery using extended TSVS |
US11699662B2 (en) | 2020-01-23 | 2023-07-11 | Nvidia Corporation | Face-to-face dies with probe pads for pre-assembly testing |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010040281A1 (en) * | 1998-11-12 | 2001-11-15 | Butler Douglas B. | Multi-chip memory apparatus and associated method |
US20020008309A1 (en) * | 1997-03-12 | 2002-01-24 | Mitsukuni Akiyama | Stacked subtrate and semiconductor device |
US20050269663A1 (en) * | 2002-12-19 | 2005-12-08 | Shinichi Minami | Semiconductor integrated circuit device and a method of manufacturing the same |
US20060038273A1 (en) * | 2004-08-17 | 2006-02-23 | Jicun Lu | Electronic packages with dice landed on wire bonds |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6156441A (en) * | 1984-08-28 | 1986-03-22 | Fujitsu Ltd | Semiconductor device |
US5910912A (en) * | 1992-10-30 | 1999-06-08 | International Business Machines Corporation | Flash EEPROM with dual-sidewall gate |
CA2173123A1 (en) * | 1993-09-30 | 1995-04-06 | Paul M. Zavracky | Three-dimensional processor using transferred thin film circuits |
JPH10111864A (en) * | 1996-10-09 | 1998-04-28 | Matsushita Electric Ind Co Ltd | Semi-conductor integrated circuit device and its producing method |
JP3268740B2 (en) * | 1997-08-20 | 2002-03-25 | 株式会社東芝 | ASIC design / manufacturing method, standard cell, embedded array, and multi-chip package |
US6150724A (en) * | 1998-03-02 | 2000-11-21 | Motorola, Inc. | Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces |
JP2000003489A (en) * | 1998-06-15 | 2000-01-07 | Nohmi Bosai Ltd | Fire alarm equipment |
US6424034B1 (en) * | 1998-08-31 | 2002-07-23 | Micron Technology, Inc. | High performance packaging for microprocessors and DRAM chips which minimizes timing skews |
WO2000041242A1 (en) * | 1998-12-30 | 2000-07-13 | Infineon Technologies Ag | Semiconductor unit |
JP3886659B2 (en) | 1999-01-13 | 2007-02-28 | 東芝マイクロエレクトロニクス株式会社 | Semiconductor device |
JP2000223657A (en) | 1999-02-03 | 2000-08-11 | Rohm Co Ltd | Semiconductor device and semiconductor chip used for the same |
JP2001185676A (en) * | 1999-12-24 | 2001-07-06 | Sharp Corp | Semiconductor device |
JP4144144B2 (en) * | 2000-01-27 | 2008-09-03 | 富士フイルム株式会社 | Image recording method and apparatus |
US6735755B2 (en) | 2000-03-27 | 2004-05-11 | Jeng-Jye Shau | Cost saving methods using pre-defined integrated circuit modules |
US6614267B2 (en) * | 2000-12-01 | 2003-09-02 | Kabushiki Kaisha Toshiba | Electronic circuit device and hybrid integrated circuit with an ASIC and an FPGA |
US6858941B2 (en) * | 2000-12-07 | 2005-02-22 | International Business Machines Corporation | Multi-chip stack and method of fabrication utilizing self-aligning electrical contact array |
EP1306900A3 (en) * | 2000-12-28 | 2005-07-06 | Texas Instruments Incorporated | Chip-scale packages stacked on folded interconnector for vertical assembly on substrates |
JP3929861B2 (en) * | 2001-10-02 | 2007-06-13 | 株式会社ソニー・コンピュータエンタテインメント | Semiconductor device, semiconductor package, electronic device, and information processing environment construction method |
JP2003185710A (en) | 2001-10-03 | 2003-07-03 | Matsushita Electric Ind Co Ltd | Multi-chip module, semiconductor chip, and method of testing interchip connection in multi-chip module |
US6627985B2 (en) * | 2001-12-05 | 2003-09-30 | Arbor Company Llp | Reconfigurable processor module comprising hybrid stacked integrated circuit die elements |
US6959180B2 (en) * | 2002-01-28 | 2005-10-25 | Daxiong Ji | LTCC fet mixer |
US6768650B2 (en) * | 2002-02-07 | 2004-07-27 | International Business Machines Corporation | Method and structure for reduction of impedance using decoupling capacitor |
JP4054200B2 (en) | 2002-02-19 | 2008-02-27 | 松下電器産業株式会社 | Semiconductor memory device |
JP3657246B2 (en) | 2002-07-29 | 2005-06-08 | Necエレクトロニクス株式会社 | Semiconductor device |
JP4105524B2 (en) * | 2002-10-23 | 2008-06-25 | 株式会社東芝 | Semiconductor device |
KR100459730B1 (en) * | 2002-12-02 | 2004-12-03 | 삼성전자주식회사 | Multi chip package for reducing the parasitic load of pin |
US7388294B2 (en) | 2003-01-27 | 2008-06-17 | Micron Technology, Inc. | Semiconductor components having stacked dice |
US7173340B2 (en) * | 2004-02-25 | 2007-02-06 | Texas Instruments Incorporated | Daisy chaining of serial I/O interface on stacking devices |
US20050224942A1 (en) | 2004-03-26 | 2005-10-13 | Fan Ho | Semiconductor device with a plurality of ground planes |
US7459772B2 (en) * | 2004-09-29 | 2008-12-02 | Actel Corporation | Face-to-face bonded I/O circuit die and functional logic circuit die system |
-
2004
- 2004-09-29 US US10/955,929 patent/US7459772B2/en active Active
-
2005
- 2005-06-29 US US11/171,488 patent/US7358601B1/en active Active
- 2005-09-26 JP JP2007533731A patent/JP2008515202A/en active Pending
- 2005-09-26 EP EP05806636A patent/EP1794793A4/en not_active Withdrawn
- 2005-09-26 WO PCT/US2005/034526 patent/WO2006039254A2/en active Application Filing
-
2008
- 2008-04-14 US US12/102,765 patent/US20080191363A1/en not_active Abandoned
- 2008-08-22 US US12/196,953 patent/US20080309371A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020008309A1 (en) * | 1997-03-12 | 2002-01-24 | Mitsukuni Akiyama | Stacked subtrate and semiconductor device |
US20010040281A1 (en) * | 1998-11-12 | 2001-11-15 | Butler Douglas B. | Multi-chip memory apparatus and associated method |
US20050269663A1 (en) * | 2002-12-19 | 2005-12-08 | Shinichi Minami | Semiconductor integrated circuit device and a method of manufacturing the same |
US20060038273A1 (en) * | 2004-08-17 | 2006-02-23 | Jicun Lu | Electronic packages with dice landed on wire bonds |
Non-Patent Citations (1)
Title |
---|
See also references of EP1794793A2 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7358601B1 (en) | 2004-09-29 | 2008-04-15 | Actel Corporation | Architecture for face-to-face bonding between substrate and multiple daughter chips |
US7459772B2 (en) | 2004-09-29 | 2008-12-02 | Actel Corporation | Face-to-face bonded I/O circuit die and functional logic circuit die system |
JP2013084974A (en) * | 2007-05-16 | 2013-05-09 | Qualcomm Inc | Die stacking system and method |
US9159694B2 (en) | 2007-05-16 | 2015-10-13 | Qualcomm Incorporated | Die stacking system and method |
US9048112B2 (en) | 2010-06-29 | 2015-06-02 | Qualcomm Incorporated | Integrated voltage regulator with embedded passive device(s) for a stacked IC |
US9349692B2 (en) | 2010-06-29 | 2016-05-24 | Qualcomm Incorporated | Integrated voltage regulator with embedded passive device(s) for a stacked IC |
US8922244B2 (en) | 2011-10-31 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three dimensional integrated circuit connection structure and method |
US9134959B2 (en) | 2011-10-31 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit die stack |
Also Published As
Publication number | Publication date |
---|---|
US7459772B2 (en) | 2008-12-02 |
US20060071332A1 (en) | 2006-04-06 |
US7358601B1 (en) | 2008-04-15 |
EP1794793A4 (en) | 2009-11-18 |
EP1794793A2 (en) | 2007-06-13 |
US20080309371A1 (en) | 2008-12-18 |
WO2006039254A3 (en) | 2006-07-13 |
JP2008515202A (en) | 2008-05-08 |
US20080191363A1 (en) | 2008-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7459772B2 (en) | Face-to-face bonded I/O circuit die and functional logic circuit die system | |
US5066831A (en) | Universal semiconductor chip package | |
US8456024B2 (en) | Semiconductor device having a pad-disposition restriction area | |
US7068072B2 (en) | Integrated circuit with interface tile for coupling to a stacked-die second integrated circuit | |
US6590225B2 (en) | Die testing using top surface test pads | |
US5036163A (en) | Universal semiconductor chip package | |
US9166593B2 (en) | Flexible, space-efficient I/O circuitry for integrated circuits | |
US9577640B1 (en) | Flexible, space-efficient I/O circuitry for integrated circuits | |
US20070267748A1 (en) | Integrated circuit having pads and input/output (i/o) cells | |
US20080185614A1 (en) | Integrated Circuit Assembly with Passive Integration Substrate for Power and Ground Line Routing on Top of an Integrated Circuit Chip | |
US6407450B1 (en) | Semiconductor package with universal substrate for electrically interfacing with different sized chips that have different logic functions | |
JPH05308136A (en) | Master slice integrated circuit | |
US5641978A (en) | Input/output buffer layout having overlapping buffers for reducing die area of pad-limited integrated circuit | |
JP2594988B2 (en) | Wiring design method for operating potential supply wiring of semiconductor integrated circuit device | |
JP2002057270A (en) | Stacked chip semiconductor device | |
KR20090025239A (en) | Integrated circuit having pads and input/ouput(i/o) cells | |
US7709861B2 (en) | Systems and methods for supporting a subset of multiple interface types in a semiconductor device | |
US6385756B1 (en) | Selection of functions within an integrated circuit | |
US11374571B2 (en) | Pad limited configurable logic device | |
JPH02267947A (en) | Semiconductor device | |
US7075179B1 (en) | System for implementing a configurable integrated circuit | |
US8549257B2 (en) | Area efficient arrangement of interface devices within an integrated circuit | |
JPH0382066A (en) | Semiconductor device | |
US7701041B2 (en) | Chip-packaging with bonding options having a plurality of package substrates | |
US8571229B2 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2005806636 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007533731 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWP | Wipo information: published in national office |
Ref document number: 2005806636 Country of ref document: EP |