WO2006103167A1 - Configurable ports for a host ethernet adapter - Google Patents
Configurable ports for a host ethernet adapter Download PDFInfo
- Publication number
- WO2006103167A1 WO2006103167A1 PCT/EP2006/060732 EP2006060732W WO2006103167A1 WO 2006103167 A1 WO2006103167 A1 WO 2006103167A1 EP 2006060732 W EP2006060732 W EP 2006060732W WO 2006103167 A1 WO2006103167 A1 WO 2006103167A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data
- high speed
- nic
- adapter
- receive
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40006—Architecture of a communication node
- H04L12/40032—Details regarding a bus interface enhancer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/407—Bus networks with decentralised control
- H04L12/413—Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection (CSMA-CD)
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/12—Protocol engines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/16—Implementation or adaptation of Internet protocol [IP], of transmission control protocol [TCP] or of user datagram protocol [UDP]
- H04L69/161—Implementation details of TCP/IP or UDP/IP stack architecture; Specification of modified or new header fields
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/18—Multiprotocol handlers, e.g. single devices capable of handling multiple protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/323—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the physical layer [OSI layer 1]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
- H04L69/322—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
- H04L69/324—Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the data link layer [OSI layer 2], e.g. HDLC
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/16—Implementation or adaptation of Internet protocol [IP], of transmission control protocol [TCP] or of user datagram protocol [UDP]
Definitions
- the present invention relates generally to a server environment and more specifically to adapters utilized in such an environment.
- RPS920050059US1/3485P entitled “Host Ethernet Adapter for Networking Offload in Server Environment”, filed on even date herewith and assigned to the assignee of the present invention.
- RPS920050060US1/3486P entitled "Method and System for Accommodating Several Ethernet Ports and a Wrap Transmitted Flow Handled by a Simplified Frame-By-Frame Upper Structure", filed on even date herewith and assigned to the assignee of the present invention.
- RPS920050076US1/3505P entitled “Method and Apparatus for Blind Checksum and Correction for Network Transmissions”, filed on even date herewith and assigned to the assignee of the present invention.
- RPS920050082US1/3512P entitled “Method and System for Performing a Packet Header Lookup”, filed on even date herewith and assigned to the assignee of the present invention.
- an adapter which can be utilized in a server environment which can accommodate multiple data sources but does not have any of the above-identified problems.
- the adapter should be easily implemented utilizing existing technologies.
- the adapter should also be cost effective and easily adapted to existing server environments.
- the present invention addresses such a need.
- the adapter comprises a plurality of layers for allowing the adapter to receive and transmit packets from and to a processor.
- the plurality of layers include a high speed serializer/deserializer (high speed serdes) to receive data from and provide data to different speed data sources on the same pins.
- a system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources.
- the high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources.
- the system allows for the adapter to use the same pins for multiple data sources.
- FIG. 1 is a block diagram of a server system in accordance with the present invention.
- Figure 2 is a simple block diagram of the a Host Ethernet Adapter (HEA) in accordance with the present invention.
- HSA Host Ethernet Adapter
- Figure 3 is a block diagram of the HEA with a more detailed view of the MAC and Serdes Layer.
- FIG. 4 is a more detailed diagram of the high speed serdes.
- the present invention relates generally to a server environment and more specifically to adapters utilized in such an environment.
- the following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements.
- Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art.
- the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein.
- a system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins.
- FIG. 1 is a block diagram of a server system 100 in accordance with the present invention.
- the server system 100 includes a processor 102 which is coupled between a memory 104 and an interface adapter chip 106.
- the interface adapter chip 106 includes an interface 108 to the private (Gx) bus of the processor 102 and a Host Ethernet Adapter (HEA) 110.
- the HEA 110 receives and transmits signals from and to the processor 102.
- the HEA 110 is an integrated Ethernet adapter.
- a set of accelerator features are provided such that a server TCP/IP stack uses those features when and as required.
- the interface between the processor 102 and the interface adapter chip 106 has been streamlined by bypassing the PCI bus and providing interface techniques that enable demultiplexing and multiqueueing and packet header separation. In so doing an Ethernet adapter is provided that allows for improved functionality with high speed system while allowing for compatibility with legacy server environments.
- FIG. 2 is a simple block diagram of the HEA 110 in accordance with the present invention.
- the HEA 110 has a three layer architecture.
- the first layer comprises a Media Access Controller (MAC) and Serialization/Deserialization (Serdes) layer 202 which provides a plurality of interfaces from and to other devices on the Ethernet network.
- MAC Media Access Controller
- Serdes Serialization/Deserialization
- the same chip I/Os are used to provide a plurality of interfaces.
- the same chip I/Os are utilized to provide either a 10 Gigabit interface or multiple 1 Gigabit interfaces.
- the second layer comprises a Packet Acceleration and Virtualization Layer 204.
- the layer 204 provides for receiving packets and demultiplexing the flow of packets for enabling virtualization.
- the layer 204 enables virtualization or partitioning of the operating system of a server based upon the packets.
- the layer 204 also provides packet header separation to enable zero copy operations and therefore provide improved latency. Also since layer 204 interacts directly with the private bus (Gx) through the Host Interface Layer 206, a low latency, high bandwidth connection is provided.
- the third layer comprises the Host Interface Layer 206.
- the Host Interface Layer 206 provides the interface to the Gx or private bus of the processor and communicates with layer 204.
- the layer 206 provides for multiple receive sub-queues per Queue Pair (QP) to enable effective buffer management for a TCP stack.
- QP receive sub-queues per Queue Pair
- the host layer 206 provides the context management for a given flow of data packets.
- FIG. 3 is a block diagram of the HEA 110 with a more detailed view of the MAC and Serdes Layer 202.
- the MACs 302, 304a and 304b include physical coding units 308a, 308b and 308c for aligning and coding the received packets.
- the MACs 302, 304a and 304b are coupled to a High Speed Serializer/Deserialization (high speed serdes) 306.
- the high speed serdes 306 is capable of receiving data from and providing data to one 10 G source or four 1 G.
- FIG. 4 is a more detailed diagram of the high speed serdes 306.
- the high speed serdes 306 includes a receive section 602 and a transmit section 604. There are four lanes associated with the high speed serdes 306. Each lane corresponds to one up bottom arrow and one down bottom arrow on the receive section 602 and the transmit section 604 respectively. In this embodiment a 10 G source requires four lanes and a 1 G source requires one lane.
- the high speed serdes 306 also includes a Phase Locked Loop (PLL) 606 which receives a reference clock signal from the NIC (not shown).
- the reference clock is relatively low compared to the data sources because the PLL 606 can be set to different frequency multiplication ratios to allow the different data sources.
- the high speed serdes 306 also can configured to allow for multiple modes of operation. In so doing, the different data sources can be accommodated since the PLL 606 has different multiplication ratios.
- 1G data source Half-rate mode at 1.25 Gbps
- the same high speed serdes Ref Clock can be used in both modes, because internal high speed serdes PLL 606 can be set to different frequency multiplication ratios.
- a system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources.
- the high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources.
- the system allows for the adapter to use the same pins for multiple data sources.
Abstract
A system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources. The high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources. Finally the system allows for the adapter to use the same pins for multiple data sources.
Description
CONFIGURABLE PORTS FOR A HOST ETHERNET ADAPTER
FIELD OF THE INVENTION
The present invention relates generally to a server environment and more specifically to adapters utilized in such an environment.
CROSS-REFERENCE TO RELATED APPLICATIONS
The present application is related to the following copending U.S. patent applications:
US. patent application, serial no. (Attorney Docket No.
RPS920050059US1/3485P), entitled "Host Ethernet Adapter for Networking Offload in Server Environment", filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application, serial no. (Attorney Docket No.
RPS920050060US1/3486P), entitled "Method and System for Accommodating Several Ethernet Ports and a Wrap Transmitted Flow Handled by a Simplified Frame-By-Frame Upper Structure", filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application, serial no. (Attorney Docket No.
RPS920050061 US1/3487P), entitled "Method and Apparatus for Providing a Network Connection Table", filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application, serial no. (Attorney Docket No.
RPS920050062US1/3488P), entitled "Network Communications for Operating System Partitions", filed on even date herewith and assigned to the assignee of the present invention. U.S. patent application, serial no. (Attorney Docket No.
RPS920050074US1/3503P), entitled "System and Method for Parsing, Filtering, and Computing the Checksum in a Host Ethernet Adapter (HEA)", filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application, serial no. (Attorney Docket No. RPS920050075US1/3504P), entitled "System and Method for a Method for
Reducing Latency in a Host Ethernet Adapter (HEA)", filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application, serial no. (Attorney Docket No.
RPS920050076US1/3505P), entitled "Method and Apparatus for Blind Checksum and Correction for Network Transmissions", filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application, serial no. (Attorney Docket No.
RPS920050082US1/3512P), entitled "Method and System for Performing a Packet Header Lookup", filed on even date herewith and assigned to the assignee of the present invention.
U.S. patent application, serial no. (Attorney Docket No.
RPS920050089US1/3516P), entitled "System and Method for Computing a Blind Checksum in a Host Ethernet Adapter (HEA)", filed on even date herewith and assigned to the assignee of the present invention.
BACKGROUND OF THE INVENTION
The Internet and its applications have tremendously increased the number of clients' requests a server has to satisfy. Each client's request generates both network and storage I/Os. In addition, the advent of 10 gigabit (G) Ethernet and IP storage makes it possible to consolidate the data center communications on a single backbone infrastructure: Ethernet, TCP/IP.
Adapters are utilized in Network Interface Controllers (NICs) to receive data from 10 G sources. In such an adapter it is also desirable to handle data from other sources. For example there are still a significant number of 1 G sources. However it is a problem to support 1 G ports through the same interface as the 10 G port. The problem is that the 10 G port is a serial interface while the 1 G port is typically a parallel interface. Typically to accommodate both types of data sources would require additional pins on the NIC. These additional pins would necessarily increase the cost and complexity of the device.
Accordingly, what is desired is an adapter which can be utilized in a server environment which can accommodate multiple data sources but does not have any of the above-identified problems. The adapter should be easily implemented utilizing existing technologies. The adapter should also be cost effective and easily adapted to existing server environments.
The present invention addresses such a need.
SUMMARY OF THE INVENTION
An Ethernet adapter is disclosed. The adapter comprises a plurality of layers for allowing the adapter to receive and transmit packets from and to a processor. The plurality of layers include a high speed serializer/deserializer (high speed serdes) to receive data from and provide data to different speed data sources on the same pins.
A system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources. The high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources. Finally the system allows for the adapter to use the same pins for multiple data sources.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a block diagram of a server system in accordance with the present invention. Figure 2 is a simple block diagram of the a Host Ethernet Adapter (HEA) in accordance with the present invention.
Figure 3 is a block diagram of the HEA with a more detailed view of the MAC and Serdes Layer.
Figure 4 is a more detailed diagram of the high speed serdes.
DETAILED DESCRIPTION
The present invention relates generally to a server environment and more specifically to adapters utilized in such an environment. The following description is presented to enable one of ordinary skill in the art to make and use the invention and is provided in the context of a patent application and its requirements. Various modifications to the preferred embodiments and the generic principles and features described herein will be readily apparent to those skilled in the art. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features described herein. A system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources. The high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources. To more particularly describe the features of the present invention refer now to the accompanying drawings in conjunction with the accompanying Figures.
Figure 1 is a block diagram of a server system 100 in accordance with the present invention. The server system 100 includes a processor 102 which is coupled between a memory 104 and an interface adapter chip 106. The interface adapter chip 106 includes an interface 108 to the private (Gx) bus of the processor 102 and a Host Ethernet Adapter (HEA) 110. The HEA 110 receives and transmits signals from and to the processor 102.
The HEA 110 is an integrated Ethernet adapter. A set of accelerator features are provided such that a server TCP/IP stack uses those features when and as required. The interface between the processor 102 and the interface adapter chip 106 has been streamlined by bypassing the PCI bus and providing interface techniques that enable demultiplexing and multiqueueing and packet header separation. In so doing an Ethernet adapter is provided that allows for improved functionality with high speed system while allowing for compatibility with legacy server environments.
Figure 2 is a simple block diagram of the HEA 110 in accordance with the present invention. As is seen, the HEA 110 has a three layer architecture. The first layer comprises a Media Access Controller (MAC) and Serialization/Deserialization (Serdes) layer 202 which provides a plurality of interfaces from and to other devices on the Ethernet network. In the layer 202 the same chip I/Os are used to provide a plurality of interfaces. For example, in a preferred embodiment, the same chip I/Os are utilized to provide either a 10 Gigabit interface or multiple 1 Gigabit interfaces.
The second layer comprises a Packet Acceleration and Virtualization Layer 204. The layer 204 provides for receiving packets and demultiplexing the flow of packets for enabling virtualization. The layer 204 enables virtualization or partitioning of the operating system of a server based upon the packets. The layer 204 also provides packet header separation to enable zero copy operations and therefore provide improved latency. Also since layer 204 interacts directly with the private bus (Gx) through the Host Interface Layer 206, a low latency, high bandwidth connection is provided.
The third layer comprises the Host Interface Layer 206. The Host Interface Layer 206 provides the interface to the Gx or private bus of the processor and communicates with layer 204. The layer 206 provides for multiple receive sub-queues per Queue Pair (QP) to enable effective buffer management for a TCP stack. The host layer 206 provides the context management for a given flow of data packets.
To describe the features of the HEA 100 in more detail refer now to the following discussion in conjunction with the accompanying figures.
MAC and Serdes Layer 202
Figure 3 is a block diagram of the HEA 110 with a more detailed view of the MAC and Serdes Layer 202. As is seen in this embodiment there is one 10 Gigabit MAC 302 and two 1 Gigabit MACs 304a and 304b. The MACs 302, 304a and 304b include physical coding units 308a, 308b and 308c for aligning and coding the received packets. The MACs 302, 304a and 304b are coupled to a High Speed Serializer/Deserialization (high speed serdes) 306. The high speed serdes 306 is capable of receiving data from and providing data to one 10 G source or four 1 G. As before mentioned the high speed serdes 306 includes a mechanism for ensuring that data from and to the data sources are handled appropriately. To describe this feature more detail refer now to the following discussion in conjunction with the accompanying Figures. Figure 4 is a more detailed diagram of the high speed serdes 306. As is seen in this embodiment the high speed serdes 306 includes a receive section 602 and a transmit section 604. There are four lanes associated with the high speed serdes 306. Each lane corresponds to one up bottom arrow and one down bottom arrow on the receive section 602 and the transmit section 604 respectively. In this embodiment a 10 G source requires four lanes and a 1 G source requires one lane. The high speed serdes 306 also includes a Phase Locked Loop (PLL) 606 which receives a reference clock signal from the NIC (not shown). The reference clock is relatively low compared to the data sources because the PLL 606 can be set to different frequency multiplication ratios to allow the different data sources. The high speed serdes 306 also can configured to allow for multiple modes of operation. In so doing, the different data sources can be accommodated since the PLL 606 has different multiplication ratios.
Below is an example of the operation of the high speed serdes 306 using a 312.5MHz reference clock 10G data source: Full rate mode at 3.125 Gbps
1G data source: Half-rate mode at 1.25 Gbps
The same high speed serdes Ref Clock can be used in both modes, because internal high speed serdes PLL 606 can be set to different frequency multiplication ratios.
312.5 MHz Ref Clock x 10 = 3.125 GHz 312.5 MHz Ref Clock x 8 = 2.5 GHz (high speed serdes half-rate mode then leads to 1.25 Gbps)
A system and method in accordance with the present invention allows for an adapter to be utilized in a server environment that can accommodate both a 10 G and a 1 G source utilizing the same pins. This is accomplished through the use of a high speed serializer/deserializer (high speed serdes) which can accommodate both data sources. The high speed serdes allows for the use of a relatively low reference clock speed on the NIC to provide the proper clocking of the data sources and also allows for different modes to be set to accommodate the different data sources. Finally the system allows for the adapter to use the same pins for multiple data sources.
Although the present invention has been described in accordance with the embodiments shown, one of ordinary skill in the art will readily recognize that there could be variations to the embodiments and those variations would be within the spirit and scope of the present invention. Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the appended claims.
Claims
1. An Ethernet adapter comprising: a plurality of layers for allowing the adapter to receive and transmit packets from and to a processor; wherein the plurality of layers include a high speed serializer/deserializer (high speed serdes) for receiving data from and providing data to different speed data sources on the same pins.
2. The Ethernet adapter of claim 1 wherein the different speed data sources comprise a 10 Gigabit (G) source and a plurality of 1 G sources.
3. The Ethernet adapter of claim 1 wherein the high speed serdes comprises a receive section for receiving data from a data source; a transmit section for transmitting data to a data source; and a phase locked loop (PLL) for controlling the data rate of the transmit and receive sections.
4. The Ethernet adapter of claim 3 wherein the receive section and transmit share a plurality of lanes.
The Ethernet adapter of claim 3 wherein the high speed serdes can be configured in different modes of operation.
6. The Ethernet adapter of claim 5 wherein the different modes of operation comprise full rate mode and half rate mode.
7. The Ethernet adapter of claim 3 wherein the PLL controls the data rate by setting different multiplication ratios.
8. A network interface controller (NIC) comprising: an interface to a private bus; and an Ethernet adapter coupled to the interface; the ethemet adapter comprising a plurality of layers for allowing the adapter to receive and transmit packets from and to a processor; wherein the plurality of layers include a high speed serializer/deserializer (high speed serdes) for receiving data from and providing data to different speed data sources on the same pins.
9. The NIC of claim 8 wherein the different speed data sources comprise a 10 Gigabit (G) source and a plurality of 1 G sources.
10. The NIC of claim 8 wherein the high speed serdes comprises: a receive section for receiving data from a data source; a transmit section for transmitting data to a data source; and a phase locked loop (PLL) for controlling the data rate of the transmit and receive sections.
11. The NIC of claim 8 wherein the receive section and transmit share a plurality of lanes.
12. The NIC of claim 8 wherein the high speed serdes can be configured in different modes of operation.
13. The NIC of claim 8 wherein the different modes of operation comprise full rate mode and half rate mode.
14. The NIC of claim 8 wherein the PLL controls the data rate by setting different multiplication ratios.
15. A network interface controller (NIC) comprising: an interface coupled to a private bus; and an Ethernet adapter coupled to the interface, a plurality of layers for allowing the adapter to receive and transmit packets from and to a processor via the private bus, wherein the plurality of layers include a high speed serializer/deserializer (high speed serdes) for receiving data from and providing data to a 10 Gigabit (G) source and a plurality of 1 G sources on the same pins, wherein the high speed serdes can be configured in a full rate and a half rate mode of operation.
16. The NIC of claim 15 wherein the high speed serdes comprises a receive section for receiving data from a data source; a transmit section for transmitting data to a data source; and a phase locked loop (PLL) for controlling the data rate of the transmit and receive sections.
17. The NIC of claim 16 wherein the receive section and transmit share a plurality of lanes.
18. The NIC of claim 16 wherein the PLL controls the data rate by setting different multiplication ratios.
19. A server comprising: a processor; the processor including a private bus; and a network interface controller (NIC) coupled to the private bus, the NIC including an Ethernet adapter; the Ethernet adapter comprising a plurality of layers for allowing the adapter to receive and transmit packets from and to the processor; wherein the plurality of layers include a high speed serializer/deserializer (high speed serdes) to receive data from and provide data to different speed data sources on the same pins.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06708770A EP1875678A1 (en) | 2005-04-01 | 2006-03-15 | Configurable ports for a host ethernet adapter |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/097,652 | 2005-04-01 | ||
US11/097,652 US7881332B2 (en) | 2005-04-01 | 2005-04-01 | Configurable ports for a host ethernet adapter |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006103167A1 true WO2006103167A1 (en) | 2006-10-05 |
Family
ID=36581811
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2006/060732 WO2006103167A1 (en) | 2005-04-01 | 2006-03-15 | Configurable ports for a host ethernet adapter |
Country Status (4)
Country | Link |
---|---|
US (2) | US7881332B2 (en) |
EP (1) | EP1875678A1 (en) |
TW (1) | TWI371189B (en) |
WO (1) | WO2006103167A1 (en) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005089239A2 (en) | 2004-03-13 | 2005-09-29 | Cluster Resources, Inc. | System and method of providing a self-optimizing reservation in space of compute resources |
US8782654B2 (en) | 2004-03-13 | 2014-07-15 | Adaptive Computing Enterprises, Inc. | Co-allocating a reservation spanning different compute resources types |
US20070266388A1 (en) | 2004-06-18 | 2007-11-15 | Cluster Resources, Inc. | System and method for providing advanced reservations in a compute environment |
US8176490B1 (en) | 2004-08-20 | 2012-05-08 | Adaptive Computing Enterprises, Inc. | System and method of interfacing a workload manager and scheduler with an identity manager |
WO2006053093A2 (en) | 2004-11-08 | 2006-05-18 | Cluster Resources, Inc. | System and method of providing system jobs within a compute environment |
US8863143B2 (en) | 2006-03-16 | 2014-10-14 | Adaptive Computing Enterprises, Inc. | System and method for managing a hybrid compute environment |
US9231886B2 (en) | 2005-03-16 | 2016-01-05 | Adaptive Computing Enterprises, Inc. | Simple integration of an on-demand compute environment |
CA2603577A1 (en) | 2005-04-07 | 2006-10-12 | Cluster Resources, Inc. | On-demand access to compute resources |
US8699514B2 (en) * | 2007-01-12 | 2014-04-15 | Broadcom Corporation | Multi-rate MAC to PHY interface |
US7715428B2 (en) * | 2007-01-31 | 2010-05-11 | International Business Machines Corporation | Multicore communication processing |
US8041773B2 (en) | 2007-09-24 | 2011-10-18 | The Research Foundation Of State University Of New York | Automatic clustering for self-organizing grids |
US7984193B2 (en) * | 2007-09-27 | 2011-07-19 | Oracle America, Inc. | Method and system for conserving power by degrading network connection speed |
US7929439B1 (en) * | 2007-10-02 | 2011-04-19 | Sandia Corporation | Multiple network interface core apparatus and method |
US8599863B2 (en) | 2009-10-30 | 2013-12-03 | Calxeda, Inc. | System and method for using a multi-protocol fabric module across a distributed server interconnect fabric |
US9077654B2 (en) | 2009-10-30 | 2015-07-07 | Iii Holdings 2, Llc | System and method for data center security enhancements leveraging managed server SOCs |
US20130107444A1 (en) | 2011-10-28 | 2013-05-02 | Calxeda, Inc. | System and method for flexible storage and networking provisioning in large scalable processor installations |
US20110103391A1 (en) | 2009-10-30 | 2011-05-05 | Smooth-Stone, Inc. C/O Barry Evans | System and method for high-performance, low-power data center interconnect fabric |
US9054990B2 (en) | 2009-10-30 | 2015-06-09 | Iii Holdings 2, Llc | System and method for data center security enhancements leveraging server SOCs or server fabrics |
US9465771B2 (en) | 2009-09-24 | 2016-10-11 | Iii Holdings 2, Llc | Server on a chip and node cards comprising one or more of same |
US9876735B2 (en) | 2009-10-30 | 2018-01-23 | Iii Holdings 2, Llc | Performance and power optimized computer system architectures and methods leveraging power optimized tree fabric interconnect |
US9311269B2 (en) | 2009-10-30 | 2016-04-12 | Iii Holdings 2, Llc | Network proxy for high-performance, low-power data center interconnect fabric |
US9680770B2 (en) | 2009-10-30 | 2017-06-13 | Iii Holdings 2, Llc | System and method for using a multi-protocol fabric module across a distributed server interconnect fabric |
US9648102B1 (en) | 2012-12-27 | 2017-05-09 | Iii Holdings 2, Llc | Memcached server functionality in a cluster of data processing nodes |
US11720290B2 (en) | 2009-10-30 | 2023-08-08 | Iii Holdings 2, Llc | Memcached server functionality in a cluster of data processing nodes |
US10877695B2 (en) | 2009-10-30 | 2020-12-29 | Iii Holdings 2, Llc | Memcached server functionality in a cluster of data processing nodes |
US8626975B1 (en) * | 2011-09-28 | 2014-01-07 | Maxim Integrated Products, Inc. | Communication interface with reduced signal lines |
US9092594B2 (en) * | 2011-10-31 | 2015-07-28 | Iii Holdings 2, Llc | Node card management in a modular and large scalable server system |
CN102420752B (en) * | 2011-11-28 | 2015-02-04 | 曙光信息产业(北京)有限公司 | Dynamic distribution device under 10Gbps flow |
CN103269333A (en) * | 2013-04-23 | 2013-08-28 | 深圳市京华科讯科技有限公司 | Multimedia accelerating system based on virtualization |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6400730B1 (en) * | 1999-03-10 | 2002-06-04 | Nishan Systems, Inc. | Method and apparatus for transferring data between IP network devices and SCSI and fibre channel devices over an IP network |
WO2003049488A1 (en) * | 2001-12-03 | 2003-06-12 | Vitesse Semiconductor Company | Interface to operate groups of inputs/outputs |
Family Cites Families (85)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US1724198A (en) * | 1927-06-30 | 1929-08-13 | Utica Products Inc | Electric heater |
US4825406A (en) * | 1981-10-05 | 1989-04-25 | Digital Equipment Corporation | Secondary storage facility employing serial communications between drive and controller |
US5058110A (en) | 1989-05-03 | 1991-10-15 | Ultra Network Technologies | Protocol processor |
US5172371A (en) * | 1990-08-09 | 1992-12-15 | At&T Bell Laboratories | Growable switch |
EP0549924A1 (en) * | 1992-01-03 | 1993-07-07 | International Business Machines Corporation | Asynchronous co-processor data mover method and means |
US5430842A (en) | 1992-05-29 | 1995-07-04 | Hewlett-Packard Company | Insertion of network data checksums by a network adapter |
US5359659A (en) * | 1992-06-19 | 1994-10-25 | Doren Rosenthal | Method for securing software against corruption by computer viruses |
US5752078A (en) | 1995-07-10 | 1998-05-12 | International Business Machines Corporation | System for minimizing latency data reception and handling data packet error if detected while transferring data packet from adapter memory to host memory |
US5793954A (en) * | 1995-12-20 | 1998-08-11 | Nb Networks | System and method for general purpose network analysis |
US5983274A (en) * | 1997-05-08 | 1999-11-09 | Microsoft Corporation | Creation and use of control information associated with packetized network data by protocol drivers and device drivers |
US6041058A (en) * | 1997-09-11 | 2000-03-21 | 3Com Corporation | Hardware filtering method and apparatus |
US5991299A (en) * | 1997-09-11 | 1999-11-23 | 3Com Corporation | High speed header translation processing |
US6226680B1 (en) | 1997-10-14 | 2001-05-01 | Alacritech, Inc. | Intelligent network interface system method for protocol processing |
US6434620B1 (en) | 1998-08-27 | 2002-08-13 | Alacritech, Inc. | TCP/IP offload network interface device |
US6658002B1 (en) | 1998-06-30 | 2003-12-02 | Cisco Technology, Inc. | Logical operation unit for packet processing |
US6970419B1 (en) * | 1998-08-07 | 2005-11-29 | Nortel Networks Limited | Method and apparatus for preserving frame ordering across aggregated links between source and destination nodes |
DE19836700A1 (en) * | 1998-08-13 | 2000-02-17 | Hoechst Schering Agrevo Gmbh | Use of a synergistic herbicide combination including a glufosinate- or glyphosate-type, imidazolinone or protoporphyrinogen oxidase inhibitory azole herbicide to control weeds in cereals |
US6622275B2 (en) * | 1998-09-12 | 2003-09-16 | Qualcomm, Incorporated | Method and apparatus supporting TDD/TTY modulation over vocoded channels |
US6650640B1 (en) | 1999-03-01 | 2003-11-18 | Sun Microsystems, Inc. | Method and apparatus for managing a network flow in a high performance network interface |
US6937574B1 (en) * | 1999-03-16 | 2005-08-30 | Nortel Networks Limited | Virtual private networks and methods for their operation |
GB2352360B (en) | 1999-07-20 | 2003-09-17 | Sony Uk Ltd | Network terminator |
US6427169B1 (en) | 1999-07-30 | 2002-07-30 | Intel Corporation | Parsing a packet header |
US6404752B1 (en) * | 1999-08-27 | 2002-06-11 | International Business Machines Corporation | Network switch using network processor and methods |
US6724769B1 (en) | 1999-09-23 | 2004-04-20 | Advanced Micro Devices, Inc. | Apparatus and method for simultaneously accessing multiple network switch buffers for storage of data units of data frames |
US6788697B1 (en) | 1999-12-06 | 2004-09-07 | Nortel Networks Limited | Buffer management scheme employing dynamic thresholds |
US6822968B1 (en) | 1999-12-29 | 2004-11-23 | Advanced Micro Devices, Inc. | Method and apparatus for accounting for delays caused by logic in a network interface by integrating logic into a media access controller |
US7308006B1 (en) | 2000-02-11 | 2007-12-11 | Lucent Technologies Inc. | Propagation and detection of faults in a multiplexed communication system |
US6988235B2 (en) * | 2000-03-02 | 2006-01-17 | Agere Systems Inc. | Checksum engine and a method of operation thereof |
US6795870B1 (en) * | 2000-04-13 | 2004-09-21 | International Business Machines Corporation | Method and system for network processor scheduler |
US6735670B1 (en) | 2000-05-12 | 2004-05-11 | 3Com Corporation | Forwarding table incorporating hash table and content addressable memory |
US6754662B1 (en) | 2000-08-01 | 2004-06-22 | Nortel Networks Limited | Method and apparatus for fast and consistent packet classification via efficient hash-caching |
US6678746B1 (en) | 2000-08-01 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Processing network packets |
US7228350B2 (en) * | 2000-08-04 | 2007-06-05 | Avaya Technology Corp. | Intelligent demand driven recognition of URL objects in connection oriented transactions |
US8019901B2 (en) | 2000-09-29 | 2011-09-13 | Alacritech, Inc. | Intelligent network storage interface system |
US7218632B1 (en) | 2000-12-06 | 2007-05-15 | Cisco Technology, Inc. | Packet processing engine architecture |
US6954463B1 (en) | 2000-12-11 | 2005-10-11 | Cisco Technology, Inc. | Distributed packet processing architecture for network access servers |
US7131140B1 (en) * | 2000-12-29 | 2006-10-31 | Cisco Technology, Inc. | Method for protecting a firewall load balancer from a denial of service attack |
US7023811B2 (en) * | 2001-01-17 | 2006-04-04 | Intel Corporation | Switched fabric network and method of mapping nodes using batch requests |
US7149817B2 (en) * | 2001-02-15 | 2006-12-12 | Neteffect, Inc. | Infiniband TM work queue to TCP/IP translation |
US6728929B1 (en) | 2001-02-16 | 2004-04-27 | Spirent Communications Of Calabasas, Inc. | System and method to insert a TCP checksum in a protocol neutral manner |
US7292586B2 (en) | 2001-03-30 | 2007-11-06 | Nokia Inc. | Micro-programmable protocol packet parser and encapsulator |
US7366194B2 (en) * | 2001-04-18 | 2008-04-29 | Brocade Communications Systems, Inc. | Fibre channel zoning by logical unit number in hardware |
US7274706B1 (en) * | 2001-04-24 | 2007-09-25 | Syrus Ziai | Methods and systems for processing network data |
JP3936550B2 (en) | 2001-05-14 | 2007-06-27 | 富士通株式会社 | Packet buffer |
US7164678B2 (en) | 2001-06-25 | 2007-01-16 | Intel Corporation | Control of processing order for received network packets |
US20030026252A1 (en) * | 2001-07-31 | 2003-02-06 | Thunquest Gary L. | Data packet structure for directly addressed multicast protocol |
US6976205B1 (en) | 2001-09-21 | 2005-12-13 | Syrus Ziai | Method and apparatus for calculating TCP and UDP checksums while preserving CPU resources |
SG155038A1 (en) * | 2001-09-28 | 2009-09-30 | Consentry Networks Inc | A multi-threaded packet processing engine for stateful packet processing |
US7124198B2 (en) | 2001-10-30 | 2006-10-17 | Microsoft Corporation | Apparatus and method for scaling TCP off load buffer requirements by segment size |
US6907466B2 (en) | 2001-11-08 | 2005-06-14 | Extreme Networks, Inc. | Methods and systems for efficiently delivering data to a plurality of destinations in a computer network |
CN100527697C (en) * | 2001-11-09 | 2009-08-12 | 维特赛半导体公司 | Means and a method for switching data packets or frames |
US7286557B2 (en) * | 2001-11-16 | 2007-10-23 | Intel Corporation | Interface and related methods for rate pacing in an ethernet architecture |
US7236492B2 (en) | 2001-11-21 | 2007-06-26 | Alcatel-Lucent Canada Inc. | Configurable packet processor |
US8370936B2 (en) * | 2002-02-08 | 2013-02-05 | Juniper Networks, Inc. | Multi-method gateway-based network security systems and methods |
US7269661B2 (en) | 2002-02-12 | 2007-09-11 | Bradley Richard Ree | Method using receive and transmit protocol aware logic modules for confirming checksum values stored in network packet |
US20040022094A1 (en) | 2002-02-25 | 2004-02-05 | Sivakumar Radhakrishnan | Cache usage for concurrent multiple streams |
US7283528B1 (en) | 2002-03-22 | 2007-10-16 | Raymond Marcelino Manese Lim | On the fly header checksum processing using dedicated logic |
US7304941B2 (en) * | 2002-04-11 | 2007-12-04 | International Business Machines Corporation | Switchover system and method in a data packet switching network |
US20040030766A1 (en) * | 2002-08-12 | 2004-02-12 | Michael Witkowski | Method and apparatus for switch fabric configuration |
US7251704B2 (en) * | 2002-08-23 | 2007-07-31 | Intel Corporation | Store and forward switch device, system and method |
US7031304B1 (en) * | 2002-09-11 | 2006-04-18 | Redback Networks Inc. | Method and apparatus for selective packet Mirroring |
KR100486713B1 (en) | 2002-09-17 | 2005-05-03 | 삼성전자주식회사 | Apparatus and method for streaming multimedia data |
US7349399B1 (en) * | 2002-09-20 | 2008-03-25 | Redback Networks, Inc. | Method and apparatus for out-of-order processing of packets using linked lists |
US7271706B2 (en) * | 2002-10-09 | 2007-09-18 | The University Of Mississippi | Termite acoustic detection |
KR100454681B1 (en) | 2002-11-07 | 2004-11-03 | 한국전자통신연구원 | An Ethernet switching Apparatus and Method using Frame Multiplexing and Demultiplexing |
KR100460672B1 (en) | 2002-12-10 | 2004-12-09 | 한국전자통신연구원 | Line interface apparatus for 10 gigabit ethernet and control method thereof |
US8296452B2 (en) * | 2003-03-06 | 2012-10-23 | Cisco Technology, Inc. | Apparatus and method for detecting tiny fragment attacks |
US20040218623A1 (en) | 2003-05-01 | 2004-11-04 | Dror Goldenberg | Hardware calculation of encapsulated IP, TCP and UDP checksums by a switch fabric channel adapter |
US7298761B2 (en) * | 2003-05-09 | 2007-11-20 | Institute For Information Industry | Link path searching and maintaining method for a bluetooth scatternet |
US20050022017A1 (en) * | 2003-06-24 | 2005-01-27 | Maufer Thomas A. | Data structures and state tracking for network protocol processing |
US7098685B1 (en) * | 2003-07-14 | 2006-08-29 | Lattice Semiconductor Corporation | Scalable serializer-deserializer architecture and programmable interface |
US8776050B2 (en) | 2003-08-20 | 2014-07-08 | Oracle International Corporation | Distributed virtual machine monitor for managing multiple virtual resources across multiple physical nodes |
JP4437650B2 (en) | 2003-08-25 | 2010-03-24 | 株式会社日立製作所 | Storage system |
WO2005033892A2 (en) * | 2003-10-03 | 2005-04-14 | Sony Electronics, Inc. | Rendering rights delegation system and method |
US7441179B2 (en) | 2003-10-23 | 2008-10-21 | Intel Corporation | Determining a checksum from packet data |
US7219294B2 (en) * | 2003-11-14 | 2007-05-15 | Intel Corporation | Early CRC delivery for partial frame |
US20050114663A1 (en) * | 2003-11-21 | 2005-05-26 | Finisar Corporation | Secure network access devices with data encryption |
JP2005223829A (en) * | 2004-02-09 | 2005-08-18 | Nec Electronics Corp | Fractional frequency divider circuit and data transmission apparatus using the same |
US7292591B2 (en) | 2004-03-30 | 2007-11-06 | Extreme Networks, Inc. | Packet processing system architecture and method |
US7502474B2 (en) | 2004-05-06 | 2009-03-10 | Advanced Micro Devices, Inc. | Network interface with security association data prefetch for high speed offloaded security processing |
US7461183B2 (en) * | 2004-08-03 | 2008-12-02 | Lsi Corporation | Method of processing a context for execution |
US7134796B2 (en) * | 2004-08-25 | 2006-11-14 | Opnext, Inc. | XFP adapter module |
US7436773B2 (en) | 2004-12-07 | 2008-10-14 | International Business Machines Corporation | Packet flow control in switched full duplex ethernet networks |
US8040903B2 (en) | 2005-02-01 | 2011-10-18 | Hewlett-Packard Development Company, L.P. | Automated configuration of point-to-point load balancing between teamed network resources of peer devices |
US7620754B2 (en) * | 2005-03-25 | 2009-11-17 | Cisco Technology, Inc. | Carrier card converter for 10 gigabit ethernet slots |
-
2005
- 2005-04-01 US US11/097,652 patent/US7881332B2/en not_active Expired - Fee Related
-
2006
- 2006-03-15 EP EP06708770A patent/EP1875678A1/en not_active Ceased
- 2006-03-15 WO PCT/EP2006/060732 patent/WO2006103167A1/en active Application Filing
- 2006-03-31 TW TW095111523A patent/TWI371189B/en not_active IP Right Cessation
-
2007
- 2007-12-10 US US11/953,820 patent/US7782888B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6400730B1 (en) * | 1999-03-10 | 2002-06-04 | Nishan Systems, Inc. | Method and apparatus for transferring data between IP network devices and SCSI and fibre channel devices over an IP network |
WO2003049488A1 (en) * | 2001-12-03 | 2003-06-12 | Vitesse Semiconductor Company | Interface to operate groups of inputs/outputs |
Non-Patent Citations (2)
Title |
---|
ANONYMOUS: "Reusing a 10Gbps Ethernet Media Access Controller for a 1Gbps/100Mbps/10Mbps Ethernet", TECHNICAL DISCLOSURE, 25 January 2006 (2006-01-25), IP.COM PRIOR ART DATABASE, pages 1 - 4, XP008065942 * |
See also references of EP1875678A1 * |
Also Published As
Publication number | Publication date |
---|---|
TWI371189B (en) | 2012-08-21 |
EP1875678A1 (en) | 2008-01-09 |
TW200644488A (en) | 2006-12-16 |
US20060222002A1 (en) | 2006-10-05 |
US20080089358A1 (en) | 2008-04-17 |
US7782888B2 (en) | 2010-08-24 |
US7881332B2 (en) | 2011-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7881332B2 (en) | Configurable ports for a host ethernet adapter | |
US7586936B2 (en) | Host Ethernet adapter for networking offload in server environment | |
US10305802B2 (en) | Reliable transport of ethernet packet data with wire-speed and packet data rate match | |
US7701957B1 (en) | Method and apparatus for switching, merging, and demerging data between data communication locations | |
US8462813B2 (en) | Method and system for asymmetric operation in a network node in an energy efficient network | |
US8514877B2 (en) | Method and system for a plurality of physical layers for network connection | |
US8982753B2 (en) | Method and system for low latency state transitions for energy efficiency | |
EP2184890B1 (en) | Method and system for control of energy efficiency and associated policies in a physical layer device | |
US20080034147A1 (en) | Method and system for transferring packets between devices connected to a PCI-Express bus | |
EP2003823B1 (en) | Autonegotiation over an interface for which no autonegotiation standard exists | |
EP3167580B1 (en) | Method, system and logic for configuring a local link based on a remote link partner | |
US20090210601A1 (en) | Systems and methods for providing a virtual network interface connection ("nic") with the baseboard management controller ("bmc") | |
US20090147677A1 (en) | System, method, and apparatus for load-balancing to a plurality of ports | |
US20110019685A1 (en) | Method and system for packet preemption for low latency | |
US20050283545A1 (en) | Method and system for supporting write operations with CRC for iSCSI and iSCSI chimney | |
EP1249971B1 (en) | Network Interface Using Programmable Delay and Frequency Doubler | |
EP1460806A2 (en) | System and method for network interfacing in a multiple network environment | |
EP1540473A2 (en) | System and method for network interfacing in a multiple network environment | |
US8190766B2 (en) | Across-device communication protocol | |
Sterling | Network hardware |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
NENP | Non-entry into the national phase |
Ref country code: RU |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: RU |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006708770 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2006708770 Country of ref document: EP |