WO2006110204A2 - Thick semi-insulating or insulating epitaxial gallium nitride layers and devices incorporating same - Google Patents

Thick semi-insulating or insulating epitaxial gallium nitride layers and devices incorporating same Download PDF

Info

Publication number
WO2006110204A2
WO2006110204A2 PCT/US2006/004353 US2006004353W WO2006110204A2 WO 2006110204 A2 WO2006110204 A2 WO 2006110204A2 US 2006004353 W US2006004353 W US 2006004353W WO 2006110204 A2 WO2006110204 A2 WO 2006110204A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
gan
conductive
substrate
epitaxial layer
Prior art date
Application number
PCT/US2006/004353
Other languages
French (fr)
Other versions
WO2006110204A3 (en
Inventor
Adam William Saxler
Yifeng Wu
Primit Parikh
Umesh Mishra
Richard Peter Smith
Scott T. Sheppard
Original Assignee
Cree, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cree, Inc. filed Critical Cree, Inc.
Priority to JP2008506448A priority Critical patent/JP5465876B2/en
Priority to EP06720460.2A priority patent/EP1869710B1/en
Publication of WO2006110204A2 publication Critical patent/WO2006110204A2/en
Publication of WO2006110204A3 publication Critical patent/WO2006110204A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02425Conductive materials, e.g. metallic silicides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02491Conductive materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/0257Doping during depositing
    • H01L21/02573Conductivity type
    • H01L21/02581Transition metal or rare earth elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/4175Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1608Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds

Definitions

  • the present invention relates to semiconductor devices and, more particularly, to Group Ill-Nitride semiconductor devices.
  • HEMT High Electron Mobility Transistor
  • MODFET modulation doped field effect transistor
  • electrons in 2DEG may have higher mobilities due to reduced ion impurity scattering.
  • This combination of high carrier concentration and high carrier mobility can give the HEMT a very large transconductance and may provide a strong performance advantage over metal-semiconductor field effect transistors (MESFETs) for high- frequency applications.
  • MESFETs metal-semiconductor field effect transistors
  • High electron mobility transistors fabricated in the gallium nitride/aluminum gallium nitride (GaN/AlGaN) material system can generate large amounts of RF power because of the combination of material characteristics that includes the aforementioned high breakdown fields, their wide bandgaps, large conduction band offset, and/or high saturated electron drift velocity.
  • a major portion of the electrons in the 2DEG is attributed to polarization in the AlGaN.
  • HEMTs in the GaN/ AlGaN system have already been demonstrated.
  • U.S. Patents 5,192,987 and 5,296,395 describe AlGaN/GaN HEMT structures and methods of manufacture.
  • Group Ill-nitride HEMTs have been fabricated using heteroepitaxial growth; for example, HEMTs grown on SiC, sapphire, AlN or Si substrates.
  • a HEMT grown on a thick AlN layer deposited by hydride vapor phase epitaxy (HVPE) on n-type SiC has been described.
  • HVPE hydride vapor phase epitaxy
  • the growth of a thick AlN layer may require two different growth steps in two different reactors, one for growing the AlN layer and one for growing the GaN-based HEMT layers on the AlN layer.
  • Some embodiments of the present invention provide semiconductor device structures and methods of fabricating semiconductor devices structures that include a conductive semiconductor substrate and a semi-insulating or insulating GaN epitaxial layer on the semiconductor substrate.
  • the semi-insulating or insulating GaN epitaxial layer has a thickness of at least about 4 ⁇ m.
  • the GaN epitaxial layer has a thickness of at least about 8 ⁇ m and, in some embodiments, at least about 10 ⁇ m.
  • the semiconductor substrate may comprise conductive SiC and/or GaN.
  • the GaN epitaxial layer may have a resistivity of at least about 10 5 ⁇ -cm.
  • the GaN epitaxial layer has an isolation voltage of at least about 50V and in further embodiments, the GaN epitaxial layer has an isolation voltage of at least about 100 V.
  • Additional embodiments of the present invention include a GaN based semiconductor device on the GaN epitaxial layer.
  • a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer may also be provided.
  • the substrate is an insulating or semi-insulating substrate and the via hole and via metal extend through the substrate.
  • the substrate comprises a conductive substrate, the via hole and via metal extend to the substrate and the via metal provides an ohmic contact to the substrate.
  • a region of higher doping concentration may also be provided in the substrate beneath the via.
  • the substrate comprises a conductive substrate and the device structure further comprises a conductive buffer layer disposed between the substrate and the GaN epitaxial layer.
  • the via hole and the via metal may extend to the conductive buffer layer and the via metal may provide an ohmic contact to the conductive buffer layer.
  • An etch stop layer may also be disposed between the conductive buffer layer and the GaN epitaxial layer.
  • the conductive buffer layer comprises a first conductive layer of a first conductivity type on the substrate and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer.
  • the via hole and the via metal may extend through the second conductive layer to the first conductive layer.
  • the substrate comprises a conductive substrate and the device structure further comprises a two dimensional electron gas (2DEG) structure disposed between the substrate and the GaN epitaxial layer.
  • the 2DEG structure may include multiple 2DEG layers.
  • the GaN epitaxial layer is doped with a deep level transition metal dopant.
  • the GaN epitaxial layer may be doped with Fe, Co, Mn, Cr, V and/or Ni.
  • the concentration of the deep level transition metal dopant may be at least about 1 x 10 16 cm "3 .
  • Some embodiments of the present invention provide GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures that include a semiconductor substrate, an insulating or semi-insulating GaN epitaxial layer on the semiconductor substrate having a thickness of at least 4 ⁇ m and a conductive semiconductor layer disposed between the semiconductor substrate and the insulating or semi-insulating GaN epitaxial layer.
  • the GaN epitaxial layer has a thickness of at least about 8 ⁇ m and, in some embodiments, a thickness of at least about 10 ⁇ m.
  • the semiconductor substrate may be an insulating or semi-insulating semiconductor substrate.
  • the substrate comprises silicon carbide and/or sapphire.
  • the substrate comprises diamond.
  • the semiconductor substrate comprises an electrically conductive substrate.
  • the electrically conductive substrate may comprise silicon carbide and/or diamond.
  • the conductive semiconductor layer comprises conductive SiC, conductive diamond, SiN and/or a conductive GaN based semiconductor material.
  • a GaN based semiconductor device is provided on the GaN epitaxial layer.
  • a via hole and corresponding via metal in the via hole may extend through layers of the GaN based semiconductor device and the GaN epitaxial layer.
  • the via hole and via metal extend to the substrate and the via metal provides an ohmic contact to the substrate, hi some embodiments, the via hole and the via metal extend to the conductive semiconductor layer and the via metal provides an ohmic contact to the conductive semiconductor layer.
  • the conductive semiconductor layer comprises a first conductive layer of a first conductivity type on the substrate and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer.
  • the via hole and the via metal may extend through the second conductive layer to the first conductive layer.
  • an etch stop layer is disposed between the conductive semiconductor layer and the GaN epitaxial layer.
  • Some embodiments of the present invention provide GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures that include an electrically conductive SiC substrate and an insulating or semi- insulating GaN epitaxial layer on the conductive SiC substrate.
  • the GaN epitaxial layer has a thickness of at least about 4 ⁇ m.
  • the GaN based epitaxial layer has a thickness of at least about 8 ⁇ m and, in some embodiments, at least about 10 ⁇ m.
  • the GaN epitaxial layer may have a resistivity of at least about 10 5 ⁇ -cm.
  • the GaN epitaxial layer may have an isolation voltage of at least about 50V and, in some embodiments, at least about 100V.
  • the GaN based epitaxial layer is doped with a deep level transition metal dopant.
  • the GaN epitaxial layer may be doped with Fe, Co, Mn, Cr, V and/or Ni.
  • the concentration of the deep level transition metal dopant may be at least about 1 x 10 16 cm '3 .
  • the GaN epitaxial layer is GaN doped with Fe.
  • the semiconductor device structure includes a conductive buffer layer disposed between the conductive SiC substrate and the GaN epitaxial layer.
  • An etch stop layer may also be disposed between the conductive buffer layer and the GaN epitaxial layer.
  • the conductive buffer layer may comprise an epitaxial SiC layer having a higher doping concentration than the SiC substrate.
  • the conductive buffer layer may also comprise an implanted SiC layer in the SiC substrate that has a higher doping concentration than the SiC substrate.
  • the semiconductor device structure includes a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN epitaxial layer.
  • 2DEG two dimensional electron gas
  • Additional embodiments of the present invention include a GaN based semiconductor device on the GaN epitaxial layer.
  • the GaN based semiconductor device may be a GaN based high electron mobility transistor on the GaN epitaxial layer.
  • a via hole and corresponding via metal in the via hole that extend through layers of the GaN based semiconductor device and the GaN epitaxial layer may also be provided.
  • the via hole and via metal extend through the SiC substrate.
  • the via hole and via metal extend to the substrate and the via metal provides an ohmic contact to the substrate.
  • a region of higher doping concentration may also be provided in the substrate adjacent the via.
  • the semiconductor device structure includes a conductive buffer layer disposed between the substrate and the GaN epitaxial layer, the via hole and the via metal extend to the conductive buffer layer and the via metal provides an ohmic contact to the conductive buffer layer.
  • An etch stop layer may be disposed between the conductive buffer layer and the GaN epitaxial layer.
  • the etch stop layer may, for example, be AlN or AlGaN.
  • the conductive buffer layer may comprise a first conductive layer of a first conductivity type on the substrate and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer.
  • the semiconductor device structure includes a two dimensional electron gas (2DEG) structure disposed between the substrate and the GaN epitaxial layer, the via hole and the via metal extend to the 2DEG structure and the via metal provides an ohmic contact to the 2DEG structure.
  • An etch stop layer may be disposed between the 2DEG structure and the GaN epitaxial layer.
  • Some embodiments of the present invention provide GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures that include an electrically conductive GaN substrate, an insulating or semi-insulating GaN epitaxial layer on the conductive GaN substrate, a GaN based semiconductor device on the GaN epitaxial layer and a via hole and corresponding via metal in the via hole that extend through layers of the GaN based semiconductor device and the GaN epitaxial layer.
  • the GaN based epitaxial layer has a thickness of at about least 4 ⁇ m. In some embodiments, the GaN based epitaxial layer has a thickness of at about least 8 ⁇ m and, in some embodiments, at least about 10 ⁇ m.
  • the GaN epitaxial layer may have a resistivity of at least 10 5 ⁇ - cm.
  • the GaN epitaxial layer may have an isolation voltage of at least about 50V and, in some embodiments, at least about 100V.
  • the GaN based epitaxial layer is doped with a deep level transition metal dopant.
  • the GaN epitaxial layer may be doped with Fe, Co, Mn, Cr, V and/or Ni.
  • the concentration of the deep level transition metal dopant may be at least about 1 x 10 16 cm '3 .
  • a conductive buffer layer is disposed between the conductive GaN substrate and the GaN epitaxial layer.
  • the via hole and the via metal extend to the conductive buffer layer and the via metal provides an ohmic contact to the conductive buffer layer.
  • An etch stop layer may be disposed between the conductive buffer layer and the GaN epitaxial layer.
  • the conductive buffer layer may comprise an epitaxial layer having a higher doping concentration than the GaN substrate.
  • the conductive buffer layer may comprise an implanted layer in the GaN substrate having a higher doping concentration than the GaN substrate.
  • the semiconductor device structure includes a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN epitaxial layer, where the via hole and the via metal extend to the 2DEG structure and the via metal provides an ohmic contact to the 2DEG structure.
  • 2DEG two dimensional electron gas
  • the semiconductor device structure further includes a GaN based high electron mobility transistor on the GaN epitaxial layer.
  • the via hole and via metal extend through the GaN substrate.
  • the via hole and via metal may also extend to the substrate and the via metal provide an ohmic contact to the substrate.
  • a region of higher doping concentration may also be provided in the substrate beneath the via.
  • Figure 1 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer according to some embodiments of the present invention.
  • Figure 2 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer and a conductive SiC substrate according to further embodiments of the present invention.
  • Figure 3 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer with a conductive buffer layer on a conductive substrate according to further embodiments of the present invention.
  • Figure 4 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer with a conductive buffer layer on a conductive SiC substrate according to further embodiments of the present invention.
  • Figure 5 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer on a conductive substrate according to further embodiments of the present invention.
  • Figure 6 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer with a conductive buffer layer on a conductive substrate according to further embodiments of the present invention.
  • Figure 7 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer to an implanted layer of a conductive substrate according to further embodiments of the present invention.
  • Figure 8 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer and a semiconductor substrate according to further embodiments of the present invention.
  • Figure 9 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer and an etch stop layer according to further embodiments of the present invention.
  • Figure 10 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer with a conductive layer according to further embodiments of the present invention.
  • Figure 11 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer on a conductive layer according to further embodiments of the present invention.
  • first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
  • relative terms such as “lower” or “bottom” and “upper” or “top,” may be used herein to describe one element's relationship to another elements as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the “lower” side of other elements would then be oriented on “upper” sides of the other elements. The exemplary term “lower”, can therefore, encompass both an orientation of “lower” and “upper,” depending of the particular orientation of the figure.
  • embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, a region illustrated as a rectangle will, typically, have tapered, rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
  • Embodiments of the present invention may be particularly well suited for use in nitride-based devices such as Group Ill-nitride based HEMTs.
  • Group III nitride refers to those semiconductor compounds formed between nitrogen and the elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and/or indium (In).
  • Al aluminum
  • Ga gallium
  • In indium
  • the term also refers to ternary and quaternary compounds such as AlGaN and AlInGaN.
  • the Group III elements can combine with nitrogen to form binary (e.g., GaN), ternary (e.g., AlGaN, AlInN), and quaternary (e.g., AlInGaN) compounds. These compounds all have empirical formulas in which one mole of nitrogen is combined with a total of one mole of the Group III elements. Accordingly, formulas such as Al x Gai -x N where 0 ⁇ x ⁇ 1 are often used to describe them.
  • embodiments of the present invention provide a thick GaN semi-insulating or insulating epitaxial layer 20 on an electrically conductive semiconductor substrate 10.
  • the GaN semi-insulating or insulating epitaxial layer 20 has a thickness of at least about 4 ⁇ m, in some embodiments, at least about 8 ⁇ m and, in some embodiments at least about 10 ⁇ m.
  • the conductive semiconductor substrate 10 and the semi-insulating or insulating epitaxial layer 20 provide a device substrate 25 on which a GaN based semiconductor device structure 30, such as a GaN based HEMT, is provided.
  • the electrically conductive substrate 10 may, in some embodiments, be a SiC, diamond, Si and/or GaN substrate.
  • the semiconductor substrate 10 may be a conductive SiC substrate, a conductive diamond substrate, a conductive Si substrate and/or a conductive GaN substrate.
  • the conductive substrate 10 may be an n-type or p-type substrate.
  • the substrate 10 may be a free-standing or boule grown substrate and may include, for example, a Group III nitride and/or GaN layers with a substrate of another material which may be removed. Methods of fabricating suitable substrates are known to those of skill in the art and need not be described in further detail herein.
  • the substrate may be fabricated as described in Xu et al, "Growth and Characteristics of Freestanding Gallium Nitride Substrates", ATMI, Inc., 2003; Vaudo et al, “GaN Boule Growth: A Pathway to GaN Wafers With Improved Material Quality,” ATMI, Inc., 2003; and/or United States Patent No. 6,765,240 entitled “BULK SINGLE CRYSTAL GALLIUM NITPQDE AND METHOD OF MAKING SAME,” the disclosures of which are incorporated herein as if set forth in their entirety.
  • SiC substrates are also commercially available. For example, SiC and GaN substrates are available from Cree, Inc. of Durham, North Carolina.
  • the GaN epitaxial layer 20 has a resistivity of at least 10 5 ⁇ -cm.
  • the GaN epitaxial layer may have an isolation voltage of at least about 50 V, where the isolation voltage is measured as described below.
  • the GaN epitaxial layer 20 has an isolation voltage of at least about 100V.
  • a buffer layer(s) (not shown) may be provided between the GaN semi-insulating or insulating epitaxial layer 20 and the conductive substrate 10.
  • an AlN, AlGaN or other buffer layer may be provided.
  • the buffer layer(s) may be of uniform or non-uniform composition.
  • a graded AlGaN layer may be provided as a buffer layer.
  • the buffer layer(s) may also include, for example, a nucleation layer, such as a continuous or discontinuous AlN layer. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001, entitled "STRAIN COMPENSATED
  • the GaN semi-insulating or insulating epitaxial layer 20 may be formed on the conductive substrate 10 by techniques known to those of skill in the art. For example, metal organic vapor phase epitaxy (MOVPE) may be utilized. Suitable source materials for the semi-insulating or insulating epitaxial layer 20 include, for example, trimethylgallium (TMGa), NH 3 and Cp 2 Fe. If the substrate 10 is a GaN substrate, the GaN semi-insulating or insulating epitaxial layer 20 may be formed as described in concurrently filed United States Patent Application Serial No. (Attorney
  • the GaN semi-insulating or insulating epitaxial layer 20 may have deep level impurities, such as Fe, Co, Mn, Cr, V and/or Ni, and/or other point defects incorporated therein to make the epitaxial layer 20 semi-insulating or insulating.
  • the GaN epitaxial layer 20 is doped with Fe.
  • a dopant concentration of 1 x 10 cm ' may be provided.
  • additional dopants may also be incorporated in the epitaxial layer 20.
  • polarization- induced charge may result from the compositional differences. Such polarization- induced charge may be counteracted by doping the epitaxial layer 20 to maintain the insulating behavior of the epitaxial layer 20.
  • Figure 2 illustrates further embodiments of the present invention where a GaN semi-insulating or insulating epitaxial layer 120 is provided on a conductive SiC substrate 110.
  • the GaN semi-insulating or insulating epitaxial layer 120 has a thickness of at least about 4 ⁇ m, in some embodiments at least about 8 ⁇ m or greater and, in some embodiments, at least about 10 ⁇ m.
  • the conductive SiC substrate 110 and the semi-insulating or insulating epitaxial layer 120 provide a device substrate 125 on which a GaN based semiconductor device structure 130, such as a GaN based transistor structure, is provided.
  • the thermal conductivity of SiC may be advantageous in extracting heat from such device structures formed on the substrate 110 and the thermal conductivity of conductive SiC may be higher than that of semi- insulating SiC. While the SiC substrate 110 is illustrated as a single substrate, the substrate
  • a SiC layer 110 may be provided by a SiC layer on another material, such as diamond.
  • a conductive SiC substrate may be provided on a conductive diamond substrate.
  • Such composite substrates may be provided as described, for example, in United States Patent Application Serial No. 10/707,898, filed January 22, 2004, entitled "SILICON CARBIDE ON DIAMOND SUBSTRATES AND
  • Conductive diamond may be more thermally conductive than semi-insulating diamond as selection of the growth parameters may be less constrained.
  • Conductive diamond layers on conductive SiC substrates or conductive SiC layers on conductive diamond substrates may be provided as the composite substrate.
  • the SiC substrate may be provided by a composite SiC substrate as described herein.
  • a buffer layer(s) may be provided between the GaN semi-insulating or insulating epitaxial layer 120 and the conductive SiC substrate 110.
  • an AlN or other buffer layer(s) may be provided.
  • Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001 as discussed above.
  • the substrate 110 may be an n-type or p-type substrate.
  • Electrically conductive SiC substrates may be easier and/or less expensive to produce in larger sizes and/or with higher structural quality than semi-insulating or insulating substrates. Methods of fabricating electrically conductive SiC substrates are known to those of skill in the art and need not be described further herein. Suitable SiC substrates are available from Cree, Inc., Durham, North Carolina.
  • the GaN semi-insulating or insulating epitaxial layer 120 may be formed on the substrate 110 by techniques known to those of skill in the art. For example, metal organic vapor phase epitaxy (MOVPE) may be utilized. Suitable source materials for the GaN semi-insulating or insulating epitaxial layer 120 include, for example, trimethylgallium (TMGa), NH 3 and Cp 2 Fe. Because the substrate 110 may be conductive it may provide a higher quality (e.g. reduced defect density) substrate for the semi-insulating or insulating epitaxial layer 120.
  • MOVPE metal organic vapor phase epitaxy
  • Suitable source materials for the GaN semi-insulating or insulating epitaxial layer 120 include, for example, trimethylgallium (TMGa), NH 3 and Cp 2 Fe. Because the substrate 110 may be conductive it may provide a higher quality (e.g. reduced defect density) substrate for the semi-insulating or insulating epitaxial layer 120.
  • the semi-insulating or insulating epitaxial layer 120 may have deep level impurities, such as Fe, Co, Mn, Cr, V and/or Ni, and/or other point defects incorporated therein to make the epitaxial layer 120 semi-insulating or insulating.
  • the GaN epitaxial layer 120 is doped with Fe.
  • a dopant concentration of 1 x 10 18 cm "3 may be provided.
  • additional dopants may also be incorporated in the epitaxial layer 120. Because the composition of the epitaxial layer 120 differs from that of the substrate 110 or buffer layer(s) if present, polarization-induced charge may result from the compositional differences.
  • FIG. 3 illustrates further embodiments of the present invention where a conductive buffer layer 315 is provided between a conductive substrate 310 and a semi-insulating or insulating GaN epitaxial layer 320.
  • the GaN semi-insulating or insulating epitaxial layer 320 may, in some embodiments, have a thickness of at least about 4 ⁇ m, in some embodiments at least about 8 ⁇ m and, in some embodiments, at least about 10 ⁇ m.
  • the semiconductor substrate 310 and the semi-insulating or insulating epitaxial layer 320 provide a device substrate 325 on which a GaN based semiconductor device structure 330, such as a GaN based HEMT, is provided.
  • a buffer layer(s) may be provided between the GaN semi-insulating or insulating epitaxial layer 320 and the conductive buffer layer 315.
  • a buffer layer could be provided between the conductive substrate 310 and the conductive buffer layer 315.
  • an AlN, AlGaN or other buffer layer may be provided.
  • the buffer layer(s) may be of uniform or non-uniform composition.
  • a graded AlGaN layer may be provided as a buffer layer.
  • the buffer layer(s) may also include, for example, a nucleation layer, such as a continuous or discontinuous AlN layer. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001 as discussed above.
  • the substrate 310 may, in some embodiments, be a conductive SiC substrate, a conductive GaN substrate, a conductive diamond substrate or a conductive Si substrate.
  • the substrate 310 may also be a composite substrate of SiC and diamond.
  • the substrate 310 may be an n-type or p-type substrate.
  • the substrate 310 may be a free-standing or boule grown substrate and may include, for example, a Group III nitride and/or GaN layers with a substrate of another material which may be removed. In the case of SiC and diamond, the diamond would not be removed.
  • SiC/diamond, substrates may be provided, for example, as described in United States Patent Application Serial No. 10/707,898, discussed above.
  • the conductive buffer layer 315 may, for example, be an epitaxial layer on the substrate 310 or may be an implanted region in the substrate 310.
  • ion implantation of dopant into the substrate 310 and annealing could also be used to provide the conductive buffer layer 315, which may help form ohmic contacts to the substrate 310.
  • Such ion implantation and/or annealing could be carried out before formation of the epitaxial layer 320.
  • the conductive buffer layer 315 may have the same composition as the substrate 310 or may have a different composition.
  • the conductive buffer layer 315 could be a SiC epitaxial layer or implanted region or the conductive buffer layer 315 could be a conductive GaN epitaxial layer, GaN dots and/or a conductive AlGaN layer.
  • the conductive buffer layer 315 may have the same conductivity type as the substrate 310 or may be of opposite conductivity type.
  • the conductive buffer layer 315 has a higher doping concentration than is present in the substrate 310.
  • a higher dopant concentration buffer layer 315 may provide for a higher quality ohmic contact and/or a lower thermal treatment to provide an ohmic contact to the buffer layer 315 and, through the buffer layer 315, to the substrate 310.
  • the conductive buffer layer 315 may also include multiple layers.
  • the conductive buffer layer 315 may provide a two dimensional electron gas (2DEG) structure. Multiple 2DEG structures could be grown near the substrate to enhance current spreading at the expense of vertical resistance.
  • thin AlGaN layers could be appropriately doped with Si or appropriately graded in Al composition so as to reduce or minimize the barrier to vertical conduction of electrons. Combinations of a conductive epitaxial layer and a 2DEG structure may also be provided.
  • the conductive buffer layer 315 could also be provided, for example, by a conductive GaN layer on a conductive AlGaN layer on implanted SiC. Other suitable techniques for making a conductive interface between GaN and SiC may also be used.
  • the conductive buffer layer 315 may be provided as described, for example, in United States Patent Application Publication No. 2002/0008241 entitled "GROUP III NITRIDE PHOTONIC DEVICES ON SILICON CARBIDE SUBSTRATES WITH CONDUCTIVE BUFFER INTERLAYER STRUCTURE," the disclosure of which is incorporated herein as if set forth in its entirety.
  • the conductive buffer layer 315 may be an even more heavily n-type doped layer, an n++ GaN layer may be epitaxially grown prior to, but preferably in the same run as, the semi- insulating layer 320 to act as an ohmic contact and/or current spreading layer.
  • Thin epi layers may often be doped more heavily than thick substrates without significant defects in the crystal.
  • the n++ layer is grown as thick and as heavily doped as possible without introducing significant defects. A thicker n++ layer may better spread current with lower total resistance than the substrate alone.
  • the thicker the n++ layer the more easily low resistance ohmic contacts may be made to the n++ layer without requiring precise etch times. Small amounts of In may be incorporated to reduce the strain in heavily Si doped layers, reduce defects and allow more Si incorporation, and possibly serve as an indicator for when the etch should be stopped.
  • the conductive buffer layer 315 may include conductive layers of opposite conductive type.
  • the conductive buffer lay 315 may include an n++ GaN layer adjacent the substrate 310 and a p-type GaN layer on the n++ GaN layer opposite the substrate 310.
  • Such an opposite conductivity type layer may serve as a higher barrier for electron injection into the semi-insulating or insulating GaN layer 320 from the substrate 310.
  • Figure 4 illustrates further embodiments of the present invention where a conductive buffer layer 415 is provided between a conductive SiC substrate 410 and a semi-insulating or insulating GaN epitaxial layer 420.
  • the GaN semi-insulating or insulating epitaxial layer 420 may, in some embodiments, have a thickness of at least about 4 ⁇ m, in some embodiments at least about 8 ⁇ m and, in some embodiments, at least about 10 ⁇ m.
  • the semiconductor substrate 410 and the semi-insulating or insulating epitaxial layer 420 provide a device substrate 425 on which a GaN based semiconductor device structure 430, such as a GaN based HEMT, is provided.
  • a buffer layer(s) may be provided between the GaN semi-insulating or insulating epitaxial layer 420 and the conductive buffer layer 415.
  • an AlN, AlGaN or other buffer layer may be provided.
  • the buffer layer(s) may be of uniform or non-uniform composition.
  • a graded AlGaN layer may be provided as a buffer layer.
  • the buffer layer(s) may also include, for example, a nucleation layer, such as a continuous or discontinuous AlN layer. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001 as discussed above.
  • the conductive buffer layer 415 may, for example, be an epitaxial layer on the substrate 410, or may be an implanted region in the substrate 410.
  • ion implantation of dopant into the substrate 410 and annealing could also be used to provide the conductive buffer layer 415, which may help form ohmic contacts to the substrate 410.
  • Such ion implantation could be carried out before formation of the epitaxial layer 420.
  • ion implantation of a SiC substrate may be provided as described in United States Patent Application Publication No.
  • the conductive buffer layer 415 may have the same composition as the substrate 410, or may have a different composition.
  • the conductive buffer layer 415 could be a SiC epitaxial layer or implanted region or the conductive buffer layer 415 could be a conductive GaN epitaxial layer, GaN dots and/or a conductive AlGaN layer.
  • the conductive buffer layer 415 may have the same conductivity type as the substrate 410 or may be of opposite conductivity type. In some embodiments of the present invention, the conductive buffer layer 415 has a higher doping concentration than is present in the substrate 410. Furthermore, a higher dopant concentration buffer layer 415 may provide for a higher quality ohmic contact and/or a lower thermal treatment to provide an ohmic contact to the buffer layer 415 and, through the buffer layer 415, to the substrate 410.
  • the conductive buffer layer 415 may also include multiple layers.
  • the conductive buffer layer 415 may provide a two dimensional electron gas (2DEG) structure.
  • the 2DEG structure may include multiple 2DEG layers.
  • multiple 2DEG layers could be provided near the substrate to enhance current spreading at the expense of vertical resistance.
  • thin AlGaN layers could be heavily Si doped to increase the charge and reduce vertical resistance.
  • Combinations of a conductive epitaxial layer and a 2DEG structure may also be provided.
  • the conductive buffer layer 415 may be an even more heavily n-type doped layer, an n++ SiC layer may be epitaxially grown prior to the semi-insulating layer 420 to act as an ohmic contact and/or current spreading layer.
  • the n++ layer is grown as thick and as heavily doped as possible without introducing significant defects. A thicker n++ layer may better spread current with lower total resistance than the substrate alone. Existence of a n++ current-spreading layer may slightly relax the high doping concentration requirements of the substrate, reducing costs. Furthermore, the thicker the n++ layer, the more easily low resistance ohmic contacts may be made to the n++ layer without requiring precise etch times.
  • the conductive buffer layer 415 may include conductive layers of opposite conductive type.
  • the conductive buffer lay 415 may include an n++ SiC or GaN layer adjacent the substrate 410 and a p-type SiC or GaN layer on the n++ SiC or GaN layer opposite the substrate 410.
  • Such an opposite conductivity type layer may serve as a higher barrier for electron injection into the semi-insulating or insulating GaN layer 420 from the substrate 410.
  • Fabrication of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be controlled to control the strain in the layer.
  • the III-V composition and/or the pressure under which the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 is fabricated may be controlled to control the strain in the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420.
  • the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be made more compressive.
  • the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be more compressive. Additionally, as the thickness of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 increases, an otherwise compressive strained layer may become tensile strained. Such tensile strain may result in defects, such as cracking, of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420.
  • the thickness, growth conditions and source materials may be controlled to avoid changes in the strain of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 during fabrication.
  • Control of the GaN/AlN nucleation conditions to control the initial strain through island growth and coalescence may also be used to control the strain of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420.
  • the pressure and NH 3 flow rates may be adjusted to reduce and/or control strain and bow resulting from the growth of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420.
  • GaN based semiconductor device 30, 130, 330 and 430 is fabricated on the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420, GaN based semiconductor device 30, 130, 330 and 430 may be electrically isolated from the substrates 10, 110, 310 and 410.
  • GaN based semiconductor device 30, 130, 330 and 430 and the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 are both GaN based structures, unlike an AlN isolation layer, the GaN based semiconductor device 30, 130, 330 and 430 and the GaN semi- insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be fabricated in a single step, using the same fabrication technique and/or in a single reactor. Furthermore, GaN may be grown faster than AlGaN or AlN by MOCVD. Thick GaN may also have a lower dislocation density than thick AlN grown under similar conditions (e.g., the same growth temperature).
  • the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be fabricated as follows.
  • the substrate is a SiC substrate and buffer layers between the substrate and insulating GaN may comprise one or a combination of the following: AlN, AlN graded to GaN, AlGaN, AlGaN graded to GaN, AlGaN/GaN/AlGaN superlattices, multiple layers of low-temperature GaN interlayers to terminate dislocations, multiple layers of micro-ELO through sparse-SiN or sparse- AlN to reduce dislocations, etc.
  • the dislocation termination or reduction layers may be conductive, for example, sparse SiN may be n-type, and may provide the conductive layer on which the semi-insulating or insulating GaN layer is provided.
  • Suitable GaN layers may be deposited by MOCVD (e.g., MOVPE/OMCVD/OMVPE) using TMGa, NH 3 , and Cp 2 Fe as precursors.
  • MOCVD e.g., MOVPE/OMCVD/OMVPE
  • TMGa NH 3
  • Cp 2 Fe as precursors.
  • Semi-insulating GaN has been deposited on multiple wafers up to 100mm in diameter at the same time using a growth pressure of 0.2 bar, a temperature of 1000 °C, a V/III ratio of 250, a growth rate of 6 ⁇ m/hr and a Fe doping density of 2 x 10 18 cm '3 .
  • a 30-200 nm AlN nucleation layer is deposited on a SiC substrate.
  • the first part of the GaN layer is grown to control the strain primarily by adjusting the growth pressure and ammonia flow rate. For example, the pressure may be decreased to 0.1 bar to obtain a less tensile (more compressive) GaN film than that grown at 0.2 bar.
  • Semi-insulating GaN layers have been fabricated to thicknesses of about 30 ⁇ m on high purity SiC substrates with minimal cracking.
  • a thin, approximately 30 nm, layer of AlN was deposited using TMAl and NH 3 at low pressure.
  • 30 ⁇ m of GaN was deposited at 0.15 atmosphere using TMGa and NH 3 with a V/III ratio of 500.
  • the layers were deposited at approximately 1000 °C.
  • the dislocation density was reduced to about 10 8 cm '2 for layers of this thickness.
  • the GaN epitaxial layer 20, 120, 320 and/or 420 is semi- insulating or insulating and the substrate 10, 110, 310, 410 is conductive.
  • the terms "conductive,” “semi-insulating” and “insulating” are understood by one of skill in the art and are used descriptively rather than in an absolute sense and, thus, are used to describe the relative conductivity/resistivity of the respective materials.
  • the semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 has a resistivity equal to or higher than about IxIO ⁇ ⁇ -cm at room temperature and the conductive substrate 10, 110, 310, 410 has a resistivity of equal to or less than about 0.1 ⁇ -cm at room temperature.
  • a conductive substrate 10, 110, 310, 410 may have a resistivity of about 0.02 ⁇ -cm or less for reduced or minimal resistance when used as the ground to which via metal through the semi-insulating or insulating GaN layer 20, 120, 320, 420 is connected.
  • Doping in the substrate 10, 110, 310, 410 may be n-type at a level of greater than about 1 x 10 18 cm "3 and, in some embodiments a level of greater than about 1 x 10 19 cm "3 .
  • the substrate 10, 110, 310, 410 may be doped as high as possible without increasing electrical resistance due to lower mobility or significantly impairing the crystal quality or thermal conductivity of the substrate.
  • the epitaxial layer 20, 120, 320, 420 should be sufficiently insulating to provide electrical isolation of the device structure 30, 130, 330, 430 from the conductive substrate 10, 110, 310, 410.
  • the epitaxial layer 20, 120, 320, 420 should be sufficiently insulating to provide electrical isolation of a source region from a drain region of a transistor, such as a HEMT, when a gate of the transistor is biased to pinch off the channel.
  • the high field characteristics of the epitaxial layer 20, 120, 320, 420 may, in some embodiments of the present invention, be more determinative than the resistivity of the epitaxial layer 20, 120, 320, 420. Such high field characteristics may be characterized by the isolation voltage of the structure.
  • the epitaxial layer 20, 120, 320, 420 is sufficiently insulating to provide an isolation voltage of at least 50 V and, in further embodiments of the present invention, the epitaxial layer is sufficiently insulating to provide an isolation voltage of at least 100 V.
  • the isolation voltage refers to the voltage that provides a lmA/mm current for an ungated transistor structure on the epitaxial layer 20, 120, 320, 420.
  • the isolation voltage of a structure may be measured by forming a HEMT structure on the epitaxial layer 20, 120, 320, 420 with a 5 ⁇ m source to drain spacing and removing the gate from the structure.
  • a 3- ⁇ m region, centered between source and drain, is damaged, for example, by ion implantation, or the channel is etched away, for example, by reactive ion etching (RIE), to destroy the channel region of the device.
  • RIE reactive ion etching
  • a voltage is then applied from the source to the drain and the current measured.
  • the voltage at which 1 mA per mm of width of current flow is measured is referred to herein as the isolation voltage of the structure.
  • the thickness of the semi-insulating or insulating epitaxial layer 20, 120, 320, 420 may depend on the device that is formed on the semi-insulating or insulating epitaxial layer 20, 120, 320, 420 and the expected operating conditions for the device. For example, for a HEMT structure with an expected operating frequency of 2 GHz, a thickness of 5 ⁇ m may be suitable. For a HEMT structure with an expected operating frequency of 10 GHz, a thickness of 10 ⁇ m may be suitable.
  • the particular thickness of the semi-insulating or insulating epitaxial layer 20, 120, 320, 420 may be controlled by the acceptable capacitance between the active device region and the underlying conductive substrate. Such capacitance may be affected by other layers between the device layers and a conductive layer.
  • the thickness of the semi-insulating or insulating epitaxial layer 20, 120, 320, 420 may be adjusted based on the characteristics of the non-conductive layer, such as thickness and dielectric constant, to provide the acceptable capacitance.
  • the substrate 10, 110, 310, 410 is conductive, the substrate 10, 110, 310, 410 may be used as a contact of the device structure 30, 130, 330, 430.
  • Embodiments of the present invention incorporating via holes and via metal structures are illustrated in Figures 5 through 9.
  • a conductive substrate 510 may be provided as described above with reference to Figures 1 through 4 with regard to the substrates 10, 110, 310 and 410.
  • the substrate 810 may be conductive, semi-insulating or insulating.
  • a semi-insulating or insulating GaN epitaxial layer 520 or 820 may be provided as described above with reference to the semi-insulating GaN epitaxial layers 20, 120, 320 and 420. Buffer layers may also be provided between the semi- insulating or insulating GaN epitaxial layers 520 or 820 and the substrates 510, 810 as described above.
  • a device structure 530 is provided on the semi-insulating or insulating GaN epitaxial layers 520 or 820 and may be a device structure 30, 130, 330 or 430 as described above.
  • a conductive buffer layer 615 may be provided as described above with reference to the conductive buffer layers 315 and 415. Accordingly, these aspects of the embodiments illustrated in Figures 5 through 8 will not be described in further detail below.
  • contacts 540, 550 and 560 may be provided for the semiconductor device 530.
  • the contacts 540, 550 and 560 may, for example, be a source contact, a drain contact and a gate contact, respectively, for a GaN based transistor, such as a HEMT. While three contacts are illustrated in Figures 5 through 9, fewer or more contacts may be provided based on the semiconductor device provided.
  • a passivation layer(s) 570 such as a SiN, SiO 2 , oxynitride or other such layer, may also be provided on exposed surfaces of the semiconductor device structure 530 and/or portions of the metal contacts/overlayers.
  • a backside ohmic contact 590 may also be provided to the substrate 510 opposite the face of the substrate 510 on which the semi-insulating or insulating GaN epitaxial layer 520 is provided.
  • the backside of the substrate 510 may, for example, be implanted and annealed (not shown).
  • a via hole 575 extends through the device structure 530 and the semi-insulating or insulating GaN epitaxial layer 520 to and/or into the conductive substrate 510. If non-conductive buffer layers are provided between the semi-insulating or insulating GaN epitaxial layer 520 and the conductive substrate 510, the via hole 575 should extend through the non-conductive layers to the conductive substrate.
  • the passivation layer(s) 570 may provide an etch mask or a separate etch mask may be utilized for forming the via hole 575.
  • a thick photo resist may be used as a mask to protect the GaN based device structure 530.
  • the via hole 575 may be formed, for example, by reactive ion etching (RIE) or inductively coupled plasma (ICP) with a plasma containing chlorine compounds, such as Cl 2 , BCl 3 , or other compounds.
  • RIE reactive ion etching
  • ICP inductively coupled plasma
  • a via metal 580 is provided in the via hole 575 and contacts the substrate 510.
  • the via metal may be selected to provide an ohmic contact to the substrate 510.
  • the substrate 510 is SiC
  • nickel or other suitable metal may be used as the via metal 580.
  • Other conductors, such as polysilicon and/or metal suicides may also be used as the via metal 580.
  • Multiple materials may be used as the via metal 580.
  • the metal in direct contact with the substrate 510 or the conductive buffer layer 615 described below may be nickel while the remained of the metal may be gold. Accordingly, references to via metal refer to a conductor of one or more conductive materials within a via hole.
  • Figure 6 illustrates the inclusion of the conductive buffer layer 615 between the semi-insulating or insulating GaN epitaxial layer 520 to the conductive substrate 510.
  • the conductive buffer layer 615 is an implanted layer in the substrate 510 and/or a highly doped epitaxial layer on the substrate 510.
  • the via hole 675 extends through the device structure 530 and the semi- insulating or insulating GaN epitaxial layer 520 to and/or into the conductive buffer layer 615. If non-conductive buffer layers are provide between the semi-insulating or insulating GaN epitaxial layer 520 and the conductive buffer layer 615, the via hole 675 should extend through the non-conductive layers to the conductive buffer layer 615.
  • the via metal 680 extends into the via hole 675 and contacts the conductive buffer layer 615.
  • the via metal 680 may be selected to provide an ohmic contact to the conductive buffer layer 615. As discussed above, providing the conductive buffer layer may provide for a higher quality ohmic contact and may provide for current spreading to the substrate 510. In some embodiments, the conductive buffer layer 615 may act as an etch stop layer.
  • the via hole 675 may be etched as described above with respect to Figure 5. However, because the RIE or ICP may have limited selectivity between the GaN epitaxial layer 520 and the conductive buffer layer 615, the conductive buffer layer 615 may, in some cases, be etched through to the substrate 510. Thus, in some embodiments of the present invention, the via hole 675 extends through the conductive buffer layer 615 to the substrate 510.
  • the via hole 675 may extend through the layer of opposite conductivity type to the substrate 510 and to or into the layer with the same conductivity type as the substrate 510.
  • the substrate 510 is an n-type SiC substrate and the conductive buffer lay 615 includes an n++ SiC layer and a p-type SiC layer on the n++ SiC layer
  • the via hole 675 may extend through the p-type SiC layer and to or into the n++ SiC layer.
  • the via hole 675 may extend through the conductive buffer layer 615 to the substrate 510.
  • the via hole 675 and via metal 680 may extend through the 2DEG structure to the substrate 510.
  • Figure 7 illustrates the inclusion of a region 715 of higher dopant concentration in the substrate 510 where the region 715 is provided in the opening exposed by the via hole 775.
  • Such a region may be provided, for example, by implanting dopant through the via hole 775 to provide an implanted region beneath or adjacent the via hole 775 and then activating the implanted dopant.
  • the via hole 775 extends through the device structure 530 and the semi-insulating or insulating GaN epitaxial layer 520 to and/or into the substrate 510. If non-conductive buffer layers are provided between the semi-insulating or insulating GaN epitaxial layer 520 and the substrate 510, the via hole 775 should extend through the non- conductive layers to the substrate 510.
  • the via metal 780 extends into the via hole 775 and contacts the region 715.
  • the via metal may be selected to provide an ohmic contact to the region 715. As discussed above, providing a region of higher dopant concentration may provide for a higher quality ohmic contact to the substrate 510.
  • the via hole 775 may be etched as described above with respect to Figure 5.
  • Figure 8 illustrates further embodiments of the present invention where the via hole 880 extends through the substrate 810 and the via metal 880 extends through the via hole 875 to contact a backside contact 890.
  • the backside contact 890 is on a face of the substrate 810 opposite the semi-insulating or insulating GaN epitaxial layer 820.
  • an additional layer(s) may be included between the semi-insulating or insulating GaN epitaxial layer 520 and the substrate 510 that provide an etch stop for etching the via holes 575, 675 and 775 illustrated in Figures 5, 6 and 7.
  • Such a structure is illustrated in Figure 9.
  • an etch stop layer 910 is provided between the conductive buffer layer 615 and the semi-insulating or insulating epitaxial layer 520.
  • the via hole 975 extends through the etch stop layer 910 and the via metal 985 extends through the etch stop layer 910 to contact the buffer layer 615.
  • the via hole 975 and the via metal 985 may only extend to contact the etch stop layer 910.
  • a thin AlN layer may be provided between the semi-insulating or insulating GaN epitaxial layer 520 and the substrate 510 or the conductive buffer layer 615 as the etch stop layer 910.
  • adding a fluorine-containing compound, such as CF 4 , NF 3 and/or SiF 4 to the conventional chlorine-containing plasmas used for RIE or ICP of GaN and other Group III-N materials may result in a highly selective etch that will slow or stop at the AlN layer.
  • the thickness of an AlN nucleation layer may be adjusted to provide the etch stop layer 910.
  • the nucleation layer may be thick enough to provide an etch stop but thin enough to be removed with a non-selective etch for AlN and SiC. If the AlN layer etch stop layer 910 is thin, it could be removed with a non-selective etch or, alternatively, it could be removed with a wet etch such as a strong base without etching through the buffer layer 615. If a non-selective etch is used, the thickness of the buffer layer 615 may be much greater than the thickness of the etch stop layer 910.
  • an etch stop layer 910 could be used without the presence of the buffer layer 615 to control the depth of etch into the substrate 510 or as a precursor to the implantation as illustrated in Figure 7. Furthermore, if multiple layers of the same or different conductivity type are provided, an etch stop layer 910 could be provided between ones of the multiple layers. The implantation illustrated in Figure 7 could be carried out with the etch stop layer present or removed. If the implantation is performed with the etch stop layer 910 present, the etch stop layer 910 could be removed prior to formation of the via metal 780. By using vias through a GaN semi-insulating or insulating epitaxial layer to a conductive substrate, no wafer thinning may be needed. Thus, reduced warping and the thermal properties of the substrate may be maintained - also higher yield processes are available.
  • Figure 10 illustrates further embodiments of the present invention where a conductive layer 1015 is provided between a substrate 1010 and a semi-insulating or insulating GaN epitaxial layer 1020.
  • the GaN semi-insulating or insulating epitaxial layer 1020 may, in some embodiments, have a thickness of at least about 4 ⁇ m, in some embodiments at least about 8 ⁇ m and, in some embodiments, at least about 10 ⁇ m.
  • the semiconductor substrate 1010 and the semi-insulating or insulating epitaxial layer 1020 provide a device substrate 1025 on which a GaN based semiconductor device structure 1030, such as a GaN based HEMT, is provided.
  • a buffer layer(s) may be provided between the GaN semi-insulating or insulating epitaxial layer 1020 and the conductive layer 1015.
  • a buffer layer could be provided between the substrate 1010 and the conductive layer 1015.
  • an AlN, AlGaN or other buffer layer may be provided.
  • the buffer layer(s) may be of uniform or non-uniform composition.
  • a graded AlGaN layer may be provided as a buffer layer.
  • the buffer layer(s) may also include, for example, a nucleation layer, such as a continuous or discontinuous AlN layer. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001 as discussed above.
  • the substrate 1010 may, in some embodiments, be a SiC substrate, a GaN substrate, a diamond substrate, an AlN substrate, a sapphire substrate or a Si substrate.
  • the substrate 1010 may also be a composite substrate of SiC and diamond.
  • the substrate 1010 may be semi-insulating or insulating.
  • the substrate 1010 may be a free-standing or boule grown substrate and may include, for example, a Group III nitride and/or GaN layers with a substrate of another material which may be removed. In the case of SiC and diamond, the diamond would, typically not be removed.
  • the conductive layer 1015 and the substrate 1010 may be provided as a conductive SiC layer on an insulating or semi- insulating diamond substrate or as an insulating or semi-insulating SiC layer on a conductive diamond substrate.
  • SiC/diamond substrates may be provided, for example, as described in United States Patent Application Serial No. 10/707,898, discussed above. Methods of fabricating suitable substrates are known to those of skill in the art and need not be described in further detail herein.
  • the conductive layer 1015 could also be provided by conductive GaN, AlGaN, AlGaN graded to GaN, AlGaN/GaN/AlGaN superlattices, multiple layers of low-temperature GaN interlayers to terminate dislocations, multiple layers of micro- ELO through sparse-SiN or sparse-AIN to reduce dislocations, etc.
  • the dislocation termination or reduction layers provide the conductive layer 1015.
  • sparse SiN may be n-type, and may provide the conductive layer 1015 on which the semi-insulating or insulating GaN layer is provided.
  • a conductive layer 1015 is provide by an epitaxial lateral overgrowth (ELO) structure on a sapphire substrate. Other structures that provide a conductive layer may also be utilized. Furthermore, the conductive layer 1015 could be provided by multiple layers, possibly separated by semi-insulating or insulating layers.
  • ELO epitaxial lateral overgrowth
  • Fabrication of the GaN semi-insulating or insulating epitaxial layer 1020 may be carried out as described above with reference to the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420.
  • GaN based semiconductor device 1030 is fabricated on the GaN semi-insulating or insulating epitaxial layer 1020, the GaN based semiconductor device 1030 may be electrically isolated from the conductive layer 1015. Furthermore, because GaN based semiconductor device 1030 and the GaN semi- insulating or insulating epitaxial layer 1020 are both GaN based structures, unlike an AlN isolation layer, the GaN based semiconductor device 1030 and the GaN semi- insulating or insulating epitaxial layer 1020 may be fabricated in a single step and/or in a single reactor. Furthermore, as discussed above, GaN may be grown faster than AlGaN or AlN by MOCVD.
  • Thick GaN may also have a lower dislocation density than thick AlN grown under similar conditions (e.g., the same growth temperature).
  • the semi-insulating or insulating epitaxial layer 1020 has a resistivity equal to or higher than about IxIO ⁇ ⁇ -cm at room temperature and the conductive layer 1015 has a resistivity of equal to or less than about 0.1 ⁇ -cm at room temperature.
  • conductive layer 1015 may have a resistivity of about 0.02 ⁇ -cm or less.
  • the epitaxial layer 1020 should be sufficiently insulating to provide electrical isolation of the device structure 1030 from the conductive layer 1015.
  • the epitaxial layer 1020 should be sufficiently insulating to provide electrical isolation of a source region from a drain region of a transistor, such as a HEMT, when a gate of the transistor is biased to pinch off the channel as described above.
  • the epitaxial layer 1020 is sufficiently insulating to provide an isolation voltage of at least 50 V and, in further embodiments of the present invention, the epitaxial layer is sufficiently insulating to provide an isolation voltage of at least 100 V.
  • Figure 11 illustrates a via hole 1075 and via metal 1080 that extend to through conductive layer 1015 between the semi- insulating or insulating GaN epitaxial layer 1020 and the substrate 1010.
  • the via hole 1075 and via metal 1080 extends through the device structure 1030, the semi-insulating or insulating GaN epitaxial layer 1020, the conductive layer 1015 and the substrate 1010 and contacts a backside contact 1090 is on a face of the substrate 1010 opposite the semi-insulating or insulating GaN epitaxial layer 1020.
  • Techniques for fabricating such a via are described, for example, in United States Patent Application Publication No.
  • the via structure of Figure 6 could be used with the structure of Figure 10.
  • the conductive layer 1015 could by coupled to the backside contact by the via extending through the conductive layer 1015 or, alternatively or additionally, a via from the backside could be provided to the conductive layer 1015.
  • the GaN semiconductor device structure 30, 130, 330, 430, 530, 1030 may be a GaN based transistor structure.
  • the GaN semiconductor device structure 30, 130, 330, 430, 530, 1030 may comprise a high electron mobility transistor (HEMT) structure.
  • HEMT high electron mobility transistor
  • some embodiments of the present invention may include transistor structures such as those described in commonly assigned U.S. Patent 6,316,793 and U.S. Patent Publication No.
  • Patent Application Serial No.10/996,249 filed November 23, 2004 and entitled "CAP LAYERS AND/OR PASSIVATION LAYERS FOR NITRIDE- BASED TRANSISTORS, TRANSISTOR STRUCTURES AND METHODS OF FABRICATING SAME," United States Patent Application Serial No.
  • Embodiments of the present invention may also be utilized with HEMT structures such as described in, for example, Yu et al., "Schottky barrier engineering in HI-V nitrides via the piezoelectric effect," Applied Physics Letters, Vol. 73, No. 13, 1998, or in U.S. Patent No. 6,584,333 filed July 12, 2001, for "ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE BASED CAP SEGMENT AND METHODS OF FABRICATING SAME,” the disclosures of which are incorporated herein by reference as if set forth fully herein.

Abstract

Semiconductor device structures and methods of fabricating semiconductor devices structures are provided that include a semi-insulating or insulating GaN epitaxial layer on a conductive semiconductor substrate and/or a conductive layer. The semi-insulating or insulating GaN epitaxial layer has a thickness of at least about 4 µm. GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures are also provided that include an electrically conductive SiC substrate and an insulating or semi-insulating GaN epitaxial layer on the conductive SiC substrate. The GaN epitaxial layer has a thickness of at least about 4 µm. GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures are also provided that include an electrically conductive GaN substrate, an insulating or semi-insulating GaN epitaxial layer on the conductive GaN substrate, a GaN based semiconductor device on the GaN epitaxial layer and a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer.

Description

THICK SEMI-INSULATING OR INSULATING EPITAXIAL GALLIUM NITRIDE LAYERS AND DEVICES INCORPORATING SAME
STATEMENT OF GOVERNMENT INTEREST
The present invention was developed with Government support under contract number N00014-02-C-0306 awarded by the United States Navy. The Government has certain rights in this invention.
FIELD OF THE INVENTION
The present invention relates to semiconductor devices and, more particularly, to Group Ill-Nitride semiconductor devices.
BACKGROUND
Materials such as silicon (Si) and gallium arsenide (GaAs) have found wide application in semiconductor devices for radio frequency (RF) applications. However, these, more familiar, semiconductor materials may not be well suited for higher power because of their relatively small bandgaps (e.g. , 1.12 eV for Si and 1.42 for GaAs at room temperature) and/or relatively small breakdown voltages.
In light of the difficulties presented by Si and GaAs, interest in high power and/or high frequency applications and devices has turned to wide bandgap semiconductor materials such as silicon carbide (2.996 eV for alpha SiC at room temperature) and the Group III nitrides (e.g., 3.36 eV for GaN at room temperature). These materials, typically, have higher electric field breakdown strengths than gallium arsenide (GaN) and GaN typically has better electron transport properties than silicon.
A device of particular interest for high power and/or high frequency applications is the High Electron Mobility Transistor (HEMT), which, in certain cases where doping is provided, is also known as a modulation doped field effect transistor (MODFET). These devices may offer operational advantages under a number of circumstances because a two-dimensional electron gas (2DEG) is formed at the heterojunction of two semiconductor materials with different bandgap energies, and where the smaller bandgap material has a higher electron affinity. The 2DEG is an accumulation layer in the undoped ("unintentionally doped"), smaller bandgap material and can contain a very high sheet electron concentration in excess of, for example, 1013 carriers/cm2. Unlike electrons in conventional bulk-doped devices, electrons in 2DEG may have higher mobilities due to reduced ion impurity scattering. This combination of high carrier concentration and high carrier mobility can give the HEMT a very large transconductance and may provide a strong performance advantage over metal-semiconductor field effect transistors (MESFETs) for high- frequency applications.
High electron mobility transistors fabricated in the gallium nitride/aluminum gallium nitride (GaN/AlGaN) material system can generate large amounts of RF power because of the combination of material characteristics that includes the aforementioned high breakdown fields, their wide bandgaps, large conduction band offset, and/or high saturated electron drift velocity. A major portion of the electrons in the 2DEG is attributed to polarization in the AlGaN. HEMTs in the GaN/ AlGaN system have already been demonstrated. U.S. Patents 5,192,987 and 5,296,395 describe AlGaN/GaN HEMT structures and methods of manufacture. U.S. Patent No. 6,316,793, to Sheppard et al., which is commonly assigned and is incorporated herein by reference, describes a HEMT device having a semi-insulating silicon carbide substrate, an aluminum nitride buffer layer on the substrate, an insulating gallium nitride layer on the buffer layer, an aluminum gallium nitride barrier layer on the gallium nitride layer, and a passivation layer on the aluminum gallium nitride active structure.
Conventional Group Ill-nitride HEMTs have been fabricated using heteroepitaxial growth; for example, HEMTs grown on SiC, sapphire, AlN or Si substrates. A HEMT grown on a thick AlN layer deposited by hydride vapor phase epitaxy (HVPE) on n-type SiC has been described. However, the growth of a thick AlN layer may require two different growth steps in two different reactors, one for growing the AlN layer and one for growing the GaN-based HEMT layers on the AlN layer.
SUMMARY OF THE INVENTION
Some embodiments of the present invention provide semiconductor device structures and methods of fabricating semiconductor devices structures that include a conductive semiconductor substrate and a semi-insulating or insulating GaN epitaxial layer on the semiconductor substrate. The semi-insulating or insulating GaN epitaxial layer has a thickness of at least about 4 μm.
In some embodiments, the GaN epitaxial layer has a thickness of at least about 8 μm and, in some embodiments, at least about 10 μm. The semiconductor substrate may comprise conductive SiC and/or GaN. The GaN epitaxial layer may have a resistivity of at least about 105 Ω-cm.
In some embodiments of the present invention, the GaN epitaxial layer has an isolation voltage of at least about 50V and in further embodiments, the GaN epitaxial layer has an isolation voltage of at least about 100 V. Additional embodiments of the present invention include a GaN based semiconductor device on the GaN epitaxial layer. A via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer may also be provided. In further embodiments, the substrate is an insulating or semi-insulating substrate and the via hole and via metal extend through the substrate. In other embodiments, the substrate comprises a conductive substrate, the via hole and via metal extend to the substrate and the via metal provides an ohmic contact to the substrate. A region of higher doping concentration may also be provided in the substrate beneath the via.
In further embodiments of the present invention, the substrate comprises a conductive substrate and the device structure further comprises a conductive buffer layer disposed between the substrate and the GaN epitaxial layer. The via hole and the via metal may extend to the conductive buffer layer and the via metal may provide an ohmic contact to the conductive buffer layer. An etch stop layer may also be disposed between the conductive buffer layer and the GaN epitaxial layer. In particular embodiments of the present invention, the conductive buffer layer comprises a first conductive layer of a first conductivity type on the substrate and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer. The via hole and the via metal may extend through the second conductive layer to the first conductive layer.
In yet further embodiments of the present invention, the substrate comprises a conductive substrate and the device structure further comprises a two dimensional electron gas (2DEG) structure disposed between the substrate and the GaN epitaxial layer. The 2DEG structure may include multiple 2DEG layers. In additional embodiments of the present invention, the GaN epitaxial layer is doped with a deep level transition metal dopant. The GaN epitaxial layer may be doped with Fe, Co, Mn, Cr, V and/or Ni. The concentration of the deep level transition metal dopant may be at least about 1 x 1016 cm"3. Some embodiments of the present invention provide GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures that include a semiconductor substrate, an insulating or semi-insulating GaN epitaxial layer on the semiconductor substrate having a thickness of at least 4 μm and a conductive semiconductor layer disposed between the semiconductor substrate and the insulating or semi-insulating GaN epitaxial layer.
In further embodiments, the GaN epitaxial layer has a thickness of at least about 8 μm and, in some embodiments, a thickness of at least about 10 μm. The semiconductor substrate may be an insulating or semi-insulating semiconductor substrate. In some embodiments, the substrate comprises silicon carbide and/or sapphire. In other embodiments, the substrate comprises diamond. In some embodiments, the semiconductor substrate comprises an electrically conductive substrate. The electrically conductive substrate may comprise silicon carbide and/or diamond.
In further embodiments of the present invention, the conductive semiconductor layer comprises conductive SiC, conductive diamond, SiN and/or a conductive GaN based semiconductor material.
In additional embodiments of the present invention, a GaN based semiconductor device is provided on the GaN epitaxial layer. A via hole and corresponding via metal in the via hole may extend through layers of the GaN based semiconductor device and the GaN epitaxial layer. The via hole and via metal extend to the substrate and the via metal provides an ohmic contact to the substrate, hi some embodiments, the via hole and the via metal extend to the conductive semiconductor layer and the via metal provides an ohmic contact to the conductive semiconductor layer. In further embodiments, the conductive semiconductor layer comprises a first conductive layer of a first conductivity type on the substrate and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer. The via hole and the via metal may extend through the second conductive layer to the first conductive layer.
In still further embodiments of the present invention, an etch stop layer is disposed between the conductive semiconductor layer and the GaN epitaxial layer. Some embodiments of the present invention provide GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures that include an electrically conductive SiC substrate and an insulating or semi- insulating GaN epitaxial layer on the conductive SiC substrate. The GaN epitaxial layer has a thickness of at least about 4 μm. In some embodiments, the GaN based epitaxial layer has a thickness of at least about 8 μm and, in some embodiments, at least about 10 μm. The GaN epitaxial layer may have a resistivity of at least about 105 Ω-cm. The GaN epitaxial layer may have an isolation voltage of at least about 50V and, in some embodiments, at least about 100V. In additional embodiments of the present invention, the GaN based epitaxial layer is doped with a deep level transition metal dopant. The GaN epitaxial layer may be doped with Fe, Co, Mn, Cr, V and/or Ni. The concentration of the deep level transition metal dopant may be at least about 1 x 1016 cm'3. In particular embodiments of the present invention, the GaN epitaxial layer is GaN doped with Fe. In further embodiments of the present invention, the semiconductor device structure includes a conductive buffer layer disposed between the conductive SiC substrate and the GaN epitaxial layer. An etch stop layer may also be disposed between the conductive buffer layer and the GaN epitaxial layer. The conductive buffer layer may comprise an epitaxial SiC layer having a higher doping concentration than the SiC substrate. The conductive buffer layer may also comprise an implanted SiC layer in the SiC substrate that has a higher doping concentration than the SiC substrate.
In still further embodiments of the present invention, the semiconductor device structure includes a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN epitaxial layer.
Additional embodiments of the present invention include a GaN based semiconductor device on the GaN epitaxial layer. The GaN based semiconductor device may be a GaN based high electron mobility transistor on the GaN epitaxial layer. A via hole and corresponding via metal in the via hole that extend through layers of the GaN based semiconductor device and the GaN epitaxial layer may also be provided. In some embodiments, the via hole and via metal extend through the SiC substrate. In other embodiments, the via hole and via metal extend to the substrate and the via metal provides an ohmic contact to the substrate. A region of higher doping concentration may also be provided in the substrate adjacent the via. In further embodiments of the present invention, the semiconductor device structure includes a conductive buffer layer disposed between the substrate and the GaN epitaxial layer, the via hole and the via metal extend to the conductive buffer layer and the via metal provides an ohmic contact to the conductive buffer layer. An etch stop layer may be disposed between the conductive buffer layer and the GaN epitaxial layer. The etch stop layer may, for example, be AlN or AlGaN. The conductive buffer layer may comprise a first conductive layer of a first conductivity type on the substrate and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer.
In additional embodiments of the present invention, the semiconductor device structure includes a two dimensional electron gas (2DEG) structure disposed between the substrate and the GaN epitaxial layer, the via hole and the via metal extend to the 2DEG structure and the via metal provides an ohmic contact to the 2DEG structure. An etch stop layer may be disposed between the 2DEG structure and the GaN epitaxial layer.
Some embodiments of the present invention provide GaN semiconductor device structures and methods of fabricating GaN semiconductor device structures that include an electrically conductive GaN substrate, an insulating or semi-insulating GaN epitaxial layer on the conductive GaN substrate, a GaN based semiconductor device on the GaN epitaxial layer and a via hole and corresponding via metal in the via hole that extend through layers of the GaN based semiconductor device and the GaN epitaxial layer.
In some embodiments of the present invention, the GaN based epitaxial layer has a thickness of at about least 4 μm. In some embodiments, the GaN based epitaxial layer has a thickness of at about least 8 μm and, in some embodiments, at least about 10 μm. The GaN epitaxial layer may have a resistivity of at least 105 Ω- cm. The GaN epitaxial layer may have an isolation voltage of at least about 50V and, in some embodiments, at least about 100V. In particular embodiments of the present invention, the GaN based epitaxial layer is doped with a deep level transition metal dopant. The GaN epitaxial layer may be doped with Fe, Co, Mn, Cr, V and/or Ni. The concentration of the deep level transition metal dopant may be at least about 1 x 1016 cm'3. In further embodiments of the present invention, a conductive buffer layer is disposed between the conductive GaN substrate and the GaN epitaxial layer. The via hole and the via metal extend to the conductive buffer layer and the via metal provides an ohmic contact to the conductive buffer layer. An etch stop layer may be disposed between the conductive buffer layer and the GaN epitaxial layer. The conductive buffer layer may comprise an epitaxial layer having a higher doping concentration than the GaN substrate. The conductive buffer layer may comprise an implanted layer in the GaN substrate having a higher doping concentration than the GaN substrate.
In additional embodiments of the present invention, the semiconductor device structure includes a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN epitaxial layer, where the via hole and the via metal extend to the 2DEG structure and the via metal provides an ohmic contact to the 2DEG structure.
In further embodiments of the present invention, the semiconductor device structure further includes a GaN based high electron mobility transistor on the GaN epitaxial layer.
In additional embodiments of the present invention, the via hole and via metal extend through the GaN substrate. The via hole and via metal may also extend to the substrate and the via metal provide an ohmic contact to the substrate. A region of higher doping concentration may also be provided in the substrate beneath the via.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer according to some embodiments of the present invention.
Figure 2 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer and a conductive SiC substrate according to further embodiments of the present invention. Figure 3 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer with a conductive buffer layer on a conductive substrate according to further embodiments of the present invention.
Figure 4 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer with a conductive buffer layer on a conductive SiC substrate according to further embodiments of the present invention.
Figure 5 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer on a conductive substrate according to further embodiments of the present invention. Figure 6 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer with a conductive buffer layer on a conductive substrate according to further embodiments of the present invention.
Figure 7 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer to an implanted layer of a conductive substrate according to further embodiments of the present invention.
Figure 8 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer and a semiconductor substrate according to further embodiments of the present invention.
Figure 9 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer and an etch stop layer according to further embodiments of the present invention.
Figure 10 is a cross-section of a semiconductor structure incorporating a thick semi-insulating or insulating GaN layer with a conductive layer according to further embodiments of the present invention. Figure 11 is a cross-section of a semiconductor structure incorporating a via through a thick semi-insulating or insulating GaN layer on a conductive layer according to further embodiments of the present invention.
DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. However, this invention should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout. As used herein the term "and/or" includes any and all combinations of one or more of the associated listed items. The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
It will be understood that when an element such as a layer, region or substrate is referred to as being "on" or extending "onto" another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" or extending "directly onto" another element, there are no intervening elements present. Like numbers refer to like elements throughout the specification.
It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
Furthermore, relative terms, such as "lower" or "bottom" and "upper" or "top," may be used herein to describe one element's relationship to another elements as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as being on the "lower" side of other elements would then be oriented on "upper" sides of the other elements. The exemplary term "lower", can therefore, encompass both an orientation of "lower" and "upper," depending of the particular orientation of the figure. Similarly, if the device in one of the figures is turned over, elements described as "below" or "beneath" other elements would then be oriented "above" the other elements. The exemplary terms "below" or "beneath" can, therefore, encompass both an orientation of above and below. Furthermore, the term "outer" may be used to refer to a surface and/or layer that is farthest away from a substrate. Embodiments of the present invention are described herein with reference to cross-section illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, a region illustrated as a rectangle will, typically, have tapered, rounded or curved features. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the present invention.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
Embodiments of the present invention may be particularly well suited for use in nitride-based devices such as Group Ill-nitride based HEMTs. As used herein, the term "Group III nitride" refers to those semiconductor compounds formed between nitrogen and the elements in Group III of the periodic table, usually aluminum (Al), gallium (Ga), and/or indium (In). The term also refers to ternary and quaternary compounds such as AlGaN and AlInGaN. As is well understood by those in this art, the Group III elements can combine with nitrogen to form binary (e.g., GaN), ternary (e.g., AlGaN, AlInN), and quaternary (e.g., AlInGaN) compounds. These compounds all have empirical formulas in which one mole of nitrogen is combined with a total of one mole of the Group III elements. Accordingly, formulas such as AlxGai-xN where 0 < x < 1 are often used to describe them.
As illustrated in Figure 1, embodiments of the present invention provide a thick GaN semi-insulating or insulating epitaxial layer 20 on an electrically conductive semiconductor substrate 10. The GaN semi-insulating or insulating epitaxial layer 20 has a thickness of at least about 4 μm, in some embodiments, at least about 8 μm and, in some embodiments at least about 10 μm. The conductive semiconductor substrate 10 and the semi-insulating or insulating epitaxial layer 20 provide a device substrate 25 on which a GaN based semiconductor device structure 30, such as a GaN based HEMT, is provided.
The electrically conductive substrate 10 may, in some embodiments, be a SiC, diamond, Si and/or GaN substrate. For example, in some embodiments of the present invention, the semiconductor substrate 10 may be a conductive SiC substrate, a conductive diamond substrate, a conductive Si substrate and/or a conductive GaN substrate. The conductive substrate 10 may be an n-type or p-type substrate. The substrate 10 may be a free-standing or boule grown substrate and may include, for example, a Group III nitride and/or GaN layers with a substrate of another material which may be removed. Methods of fabricating suitable substrates are known to those of skill in the art and need not be described in further detail herein. For example, if the substrate is a GaN substrate, the substrate may be fabricated as described in Xu et al, "Growth and Characteristics of Freestanding Gallium Nitride Substrates", ATMI, Inc., 2003; Vaudo et al, "GaN Boule Growth: A Pathway to GaN Wafers With Improved Material Quality," ATMI, Inc., 2003; and/or United States Patent No. 6,765,240 entitled "BULK SINGLE CRYSTAL GALLIUM NITPQDE AND METHOD OF MAKING SAME," the disclosures of which are incorporated herein as if set forth in their entirety. SiC substrates are also commercially available. For example, SiC and GaN substrates are available from Cree, Inc. of Durham, North Carolina.
In some embodiments of the present invention, the GaN epitaxial layer 20 has a resistivity of at least 105 Ω-cm. The GaN epitaxial layer may have an isolation voltage of at least about 50 V, where the isolation voltage is measured as described below. In some embodiments of the present invention, the GaN epitaxial layer 20 has an isolation voltage of at least about 100V. In some embodiments of the present invention, a buffer layer(s) (not shown) may be provided between the GaN semi-insulating or insulating epitaxial layer 20 and the conductive substrate 10. For example, where the GaN semi-insulating or insulating epitaxial layer 20 is formed on a non-GaN substrate by hetero-epitaxial growth, an AlN, AlGaN or other buffer layer may be provided. The buffer layer(s) may be of uniform or non-uniform composition. Thus, for example, a graded AlGaN layer may be provided as a buffer layer. The buffer layer(s) may also include, for example, a nucleation layer, such as a continuous or discontinuous AlN layer. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001, entitled "STRAIN COMPENSATED
SEMICONDUCTOR STRUCTURES AND METHODS OF FABRICATING STRAIN COMPENSATED SEMICONDUCTOR STRUCTURES," the disclosure of which is incorporated herein as if set forth in its entirety.
The GaN semi-insulating or insulating epitaxial layer 20 may be formed on the conductive substrate 10 by techniques known to those of skill in the art. For example, metal organic vapor phase epitaxy (MOVPE) may be utilized. Suitable source materials for the semi-insulating or insulating epitaxial layer 20 include, for example, trimethylgallium (TMGa), NH3 and Cp2Fe. If the substrate 10 is a GaN substrate, the GaN semi-insulating or insulating epitaxial layer 20 may be formed as described in concurrently filed United States Patent Application Serial No. (Attorney
Docket No. 5308-551) entitled "COMPOSITE SUBSTRATES OF CONDUCTIVE AND INSULTATING OR SEMI-INSULATING GROUP III NITRIDES FOR GROUP III NITRIDE DEVICES" and/or United States Patent Application Serial No. 10/752,970, filed January 7, 2004 and entitled "CO-DOPING FOR FERMI LEVEL CONTROL IN SEMI-INSULATING GROUP III NITRIDES," the disclosures of which are incorporated herein as if set forth in its entirety.
The GaN semi-insulating or insulating epitaxial layer 20 may have deep level impurities, such as Fe, Co, Mn, Cr, V and/or Ni, and/or other point defects incorporated therein to make the epitaxial layer 20 semi-insulating or insulating. In particular embodiments of the present invention, the GaN epitaxial layer 20 is doped with Fe. For example, in some embodiments of the present invention, a dopant concentration of 1 x 10 cm' may be provided. Furthermore, additional dopants may also be incorporated in the epitaxial layer 20. For example, if the composition of the epitaxial layer 20 differs from that of the conductive substrate 10, polarization- induced charge may result from the compositional differences. Such polarization- induced charge may be counteracted by doping the epitaxial layer 20 to maintain the insulating behavior of the epitaxial layer 20.
Figure 2 illustrates further embodiments of the present invention where a GaN semi-insulating or insulating epitaxial layer 120 is provided on a conductive SiC substrate 110. The GaN semi-insulating or insulating epitaxial layer 120 has a thickness of at least about 4 μm, in some embodiments at least about 8 μm or greater and, in some embodiments, at least about 10 μm. The conductive SiC substrate 110 and the semi-insulating or insulating epitaxial layer 120 provide a device substrate 125 on which a GaN based semiconductor device structure 130, such as a GaN based transistor structure, is provided. The thermal conductivity of SiC may be advantageous in extracting heat from such device structures formed on the substrate 110 and the thermal conductivity of conductive SiC may be higher than that of semi- insulating SiC. While the SiC substrate 110 is illustrated as a single substrate, the substrate
110 may be provided by a SiC layer on another material, such as diamond. In particular embodiments, a conductive SiC substrate may be provided on a conductive diamond substrate. Such composite substrates may be provided as described, for example, in United States Patent Application Serial No. 10/707,898, filed January 22, 2004, entitled "SILICON CARBIDE ON DIAMOND SUBSTRATES AND
RELATED DEVICES AND METHODS," the disclosure of which is incorporated herein as if set forth in its entirety. Conductive diamond may be more thermally conductive than semi-insulating diamond as selection of the growth parameters may be less constrained. For example, conductive diamond layers on conductive SiC substrates or conductive SiC layers on conductive diamond substrates may be provided as the composite substrate. Thus, in some embodiments of the present invention, the SiC substrate may be provided by a composite SiC substrate as described herein.
In some embodiments of the present invention, a buffer layer(s) (not shown) may be provided between the GaN semi-insulating or insulating epitaxial layer 120 and the conductive SiC substrate 110. For example, an AlN or other buffer layer(s) may be provided. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001 as discussed above. The substrate 110 may be an n-type or p-type substrate. Electrically conductive SiC substrates may be easier and/or less expensive to produce in larger sizes and/or with higher structural quality than semi-insulating or insulating substrates. Methods of fabricating electrically conductive SiC substrates are known to those of skill in the art and need not be described further herein. Suitable SiC substrates are available from Cree, Inc., Durham, North Carolina.
The GaN semi-insulating or insulating epitaxial layer 120 may be formed on the substrate 110 by techniques known to those of skill in the art. For example, metal organic vapor phase epitaxy (MOVPE) may be utilized. Suitable source materials for the GaN semi-insulating or insulating epitaxial layer 120 include, for example, trimethylgallium (TMGa), NH3 and Cp2Fe. Because the substrate 110 may be conductive it may provide a higher quality (e.g. reduced defect density) substrate for the semi-insulating or insulating epitaxial layer 120.
The semi-insulating or insulating epitaxial layer 120 may have deep level impurities, such as Fe, Co, Mn, Cr, V and/or Ni, and/or other point defects incorporated therein to make the epitaxial layer 120 semi-insulating or insulating. In particular embodiments of the present invention, the GaN epitaxial layer 120 is doped with Fe. For example, in some embodiments of the present invention, a dopant concentration of 1 x 1018 cm"3 may be provided. Furthermore, additional dopants may also be incorporated in the epitaxial layer 120. Because the composition of the epitaxial layer 120 differs from that of the substrate 110 or buffer layer(s) if present, polarization-induced charge may result from the compositional differences. Such polarization-induced charge may be counteracted by doping the epitaxial layer 120 to maintain the insulating behavior of the epitaxial layer 120. Figure 3 illustrates further embodiments of the present invention where a conductive buffer layer 315 is provided between a conductive substrate 310 and a semi-insulating or insulating GaN epitaxial layer 320. The GaN semi-insulating or insulating epitaxial layer 320 may, in some embodiments, have a thickness of at least about 4 μm, in some embodiments at least about 8 μm and, in some embodiments, at least about 10 μm. The semiconductor substrate 310 and the semi-insulating or insulating epitaxial layer 320 provide a device substrate 325 on which a GaN based semiconductor device structure 330, such as a GaN based HEMT, is provided.
In some embodiments of the present invention, a buffer layer(s) (not shown) may be provided between the GaN semi-insulating or insulating epitaxial layer 320 and the conductive buffer layer 315. Optionally, a buffer layer (not shown) could be provided between the conductive substrate 310 and the conductive buffer layer 315. For example, an AlN, AlGaN or other buffer layer may be provided. The buffer layer(s) may be of uniform or non-uniform composition. Thus, for example, a graded AlGaN layer may be provided as a buffer layer. The buffer layer(s) may also include, for example, a nucleation layer, such as a continuous or discontinuous AlN layer. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001 as discussed above.
The substrate 310 may, in some embodiments, be a conductive SiC substrate, a conductive GaN substrate, a conductive diamond substrate or a conductive Si substrate. The substrate 310 may also be a composite substrate of SiC and diamond. The substrate 310 may be an n-type or p-type substrate. The substrate 310 may be a free-standing or boule grown substrate and may include, for example, a Group III nitride and/or GaN layers with a substrate of another material which may be removed. In the case of SiC and diamond, the diamond would not be removed. SiC/diamond, substrates may be provided, for example, as described in United States Patent Application Serial No. 10/707,898, discussed above. Methods of fabricating suitable substrates are known to those of skill in the art and need not be described in further detail herein. The conductive buffer layer 315 may, for example, be an epitaxial layer on the substrate 310 or may be an implanted region in the substrate 310. In some embodiments of the present invention, ion implantation of dopant into the substrate 310 and annealing could also be used to provide the conductive buffer layer 315, which may help form ohmic contacts to the substrate 310. Such ion implantation and/or annealing could be carried out before formation of the epitaxial layer 320.
The conductive buffer layer 315 may have the same composition as the substrate 310 or may have a different composition. For example, if the substrate 310 is a SiC substrate, the conductive buffer layer 315 could be a SiC epitaxial layer or implanted region or the conductive buffer layer 315 could be a conductive GaN epitaxial layer, GaN dots and/or a conductive AlGaN layer. The conductive buffer layer 315 may have the same conductivity type as the substrate 310 or may be of opposite conductivity type. In some embodiments of the present invention, the conductive buffer layer 315 has a higher doping concentration than is present in the substrate 310. Furthermore, a higher dopant concentration buffer layer 315 may provide for a higher quality ohmic contact and/or a lower thermal treatment to provide an ohmic contact to the buffer layer 315 and, through the buffer layer 315, to the substrate 310.
The conductive buffer layer 315 may also include multiple layers. For example, the conductive buffer layer 315 may provide a two dimensional electron gas (2DEG) structure. Multiple 2DEG structures could be grown near the substrate to enhance current spreading at the expense of vertical resistance. In some embodiments, thin AlGaN layers could be appropriately doped with Si or appropriately graded in Al composition so as to reduce or minimize the barrier to vertical conduction of electrons. Combinations of a conductive epitaxial layer and a 2DEG structure may also be provided.
The conductive buffer layer 315 could also be provided, for example, by a conductive GaN layer on a conductive AlGaN layer on implanted SiC. Other suitable techniques for making a conductive interface between GaN and SiC may also be used. Thus, the conductive buffer layer 315 may be provided as described, for example, in United States Patent Application Publication No. 2002/0008241 entitled "GROUP III NITRIDE PHOTONIC DEVICES ON SILICON CARBIDE SUBSTRATES WITH CONDUCTIVE BUFFER INTERLAYER STRUCTURE," the disclosure of which is incorporated herein as if set forth in its entirety. As an example, in some embodiments of the present invention, the conductive buffer layer 315 may be an even more heavily n-type doped layer, an n++ GaN layer may be epitaxially grown prior to, but preferably in the same run as, the semi- insulating layer 320 to act as an ohmic contact and/or current spreading layer. Thin epi layers may often be doped more heavily than thick substrates without significant defects in the crystal. In some embodiments, the n++ layer is grown as thick and as heavily doped as possible without introducing significant defects. A thicker n++ layer may better spread current with lower total resistance than the substrate alone. Furthermore, the thicker the n++ layer, the more easily low resistance ohmic contacts may be made to the n++ layer without requiring precise etch times. Small amounts of In may be incorporated to reduce the strain in heavily Si doped layers, reduce defects and allow more Si incorporation, and possibly serve as an indicator for when the etch should be stopped.
In some embodiments, the conductive buffer layer 315 may include conductive layers of opposite conductive type. For example, the conductive buffer lay 315 may include an n++ GaN layer adjacent the substrate 310 and a p-type GaN layer on the n++ GaN layer opposite the substrate 310. Such an opposite conductivity type layer may serve as a higher barrier for electron injection into the semi-insulating or insulating GaN layer 320 from the substrate 310. Figure 4 illustrates further embodiments of the present invention where a conductive buffer layer 415 is provided between a conductive SiC substrate 410 and a semi-insulating or insulating GaN epitaxial layer 420. The GaN semi-insulating or insulating epitaxial layer 420 may, in some embodiments, have a thickness of at least about 4 μm, in some embodiments at least about 8 μm and, in some embodiments, at least about 10 μm. The semiconductor substrate 410 and the semi-insulating or insulating epitaxial layer 420 provide a device substrate 425 on which a GaN based semiconductor device structure 430, such as a GaN based HEMT, is provided.
In some embodiments of the present invention, a buffer layer(s) (not shown) may be provided between the GaN semi-insulating or insulating epitaxial layer 420 and the conductive buffer layer 415. For example, an AlN, AlGaN or other buffer layer may be provided. The buffer layer(s) may be of uniform or non-uniform composition. Thus, for example, a graded AlGaN layer may be provided as a buffer layer. The buffer layer(s) may also include, for example, a nucleation layer, such as a continuous or discontinuous AlN layer. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001 as discussed above. The conductive buffer layer 415 may, for example, be an epitaxial layer on the substrate 410, or may be an implanted region in the substrate 410. In some embodiments of the present invention, ion implantation of dopant into the substrate 410 and annealing could also be used to provide the conductive buffer layer 415, which may help form ohmic contacts to the substrate 410. Such ion implantation could be carried out before formation of the epitaxial layer 420. For example, ion implantation of a SiC substrate may be provided as described in United States Patent Application Publication No. 2004/0149993 entitled "METHODS OF TREATING A SILICON CARBIDE SUBSTRATE FOR IMPROVED EPITAXIAL DEPOSITION AND RESULTING STRUCTURES AND DEVICES" and/or United States Patent Application Publication No.2005/0029526 entitled "METHODS OF TREATING A SILICON CARBIDE SUBSTRATE FOR IMPROVED EPITAXIAL DEPOSITION AND RESULTING STRUCTURES AND DEVICES," the disclosures of which are incorporated herein as if set forth in their entirety. The conductive buffer layer 415 may have the same composition as the substrate 410, or may have a different composition. For example, the conductive buffer layer 415 could be a SiC epitaxial layer or implanted region or the conductive buffer layer 415 could be a conductive GaN epitaxial layer, GaN dots and/or a conductive AlGaN layer. The conductive buffer layer 415 may have the same conductivity type as the substrate 410 or may be of opposite conductivity type. In some embodiments of the present invention, the conductive buffer layer 415 has a higher doping concentration than is present in the substrate 410. Furthermore, a higher dopant concentration buffer layer 415 may provide for a higher quality ohmic contact and/or a lower thermal treatment to provide an ohmic contact to the buffer layer 415 and, through the buffer layer 415, to the substrate 410.
The conductive buffer layer 415 may also include multiple layers. For example, the conductive buffer layer 415 may provide a two dimensional electron gas (2DEG) structure. The 2DEG structure may include multiple 2DEG layers. For example, multiple 2DEG layers could be provided near the substrate to enhance current spreading at the expense of vertical resistance. In some embodiments, thin AlGaN layers could be heavily Si doped to increase the charge and reduce vertical resistance. Combinations of a conductive epitaxial layer and a 2DEG structure may also be provided. As an example, in some embodiments of the present invention, the conductive buffer layer 415 may be an even more heavily n-type doped layer, an n++ SiC layer may be epitaxially grown prior to the semi-insulating layer 420 to act as an ohmic contact and/or current spreading layer. In some embodiments, the n++ layer is grown as thick and as heavily doped as possible without introducing significant defects. A thicker n++ layer may better spread current with lower total resistance than the substrate alone. Existence of a n++ current-spreading layer may slightly relax the high doping concentration requirements of the substrate, reducing costs. Furthermore, the thicker the n++ layer, the more easily low resistance ohmic contacts may be made to the n++ layer without requiring precise etch times. In some embodiments, the conductive buffer layer 415 may include conductive layers of opposite conductive type. For example, the conductive buffer lay 415 may include an n++ SiC or GaN layer adjacent the substrate 410 and a p-type SiC or GaN layer on the n++ SiC or GaN layer opposite the substrate 410. Such an opposite conductivity type layer may serve as a higher barrier for electron injection into the semi-insulating or insulating GaN layer 420 from the substrate 410.
Fabrication of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be controlled to control the strain in the layer. For example, the III-V composition and/or the pressure under which the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 is fabricated may be controlled to control the strain in the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420. By increasing the HI-V ratio, the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be made more compressive. Furthermore, by fabricating the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 at lower pressures the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be more compressive. Additionally, as the thickness of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 increases, an otherwise compressive strained layer may become tensile strained. Such tensile strain may result in defects, such as cracking, of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420. Accordingly, the thickness, growth conditions and source materials may be controlled to avoid changes in the strain of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 during fabrication. Control of the GaN/AlN nucleation conditions to control the initial strain through island growth and coalescence may also be used to control the strain of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420. For example, the pressure and NH3 flow rates may be adjusted to reduce and/or control strain and bow resulting from the growth of the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420.
Because a GaN based semiconductor device 30, 130, 330 and 430 is fabricated on the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420, GaN based semiconductor device 30, 130, 330 and 430 may be electrically isolated from the substrates 10, 110, 310 and 410. Furthermore, because GaN based semiconductor device 30, 130, 330 and 430 and the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 are both GaN based structures, unlike an AlN isolation layer, the GaN based semiconductor device 30, 130, 330 and 430 and the GaN semi- insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be fabricated in a single step, using the same fabrication technique and/or in a single reactor. Furthermore, GaN may be grown faster than AlGaN or AlN by MOCVD. Thick GaN may also have a lower dislocation density than thick AlN grown under similar conditions (e.g., the same growth temperature).
In certain embodiments of the present invention, the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 may be fabricated as follows. In the present example, the substrate is a SiC substrate and buffer layers between the substrate and insulating GaN may comprise one or a combination of the following: AlN, AlN graded to GaN, AlGaN, AlGaN graded to GaN, AlGaN/GaN/AlGaN superlattices, multiple layers of low-temperature GaN interlayers to terminate dislocations, multiple layers of micro-ELO through sparse-SiN or sparse- AlN to reduce dislocations, etc. The dislocation termination or reduction layers may be conductive, for example, sparse SiN may be n-type, and may provide the conductive layer on which the semi-insulating or insulating GaN layer is provided. Suitable GaN layers may be deposited by MOCVD (e.g., MOVPE/OMCVD/OMVPE) using TMGa, NH3, and Cp2Fe as precursors. Semi-insulating GaN has been deposited on multiple wafers up to 100mm in diameter at the same time using a growth pressure of 0.2 bar, a temperature of 1000 °C, a V/III ratio of 250, a growth rate of 6 μm/hr and a Fe doping density of 2 x 1018 cm'3. A 30-200 nm AlN nucleation layer is deposited on a SiC substrate. The first part of the GaN layer is grown to control the strain primarily by adjusting the growth pressure and ammonia flow rate. For example, the pressure may be decreased to 0.1 bar to obtain a less tensile (more compressive) GaN film than that grown at 0.2 bar.
Semi-insulating GaN layers have been fabricated to thicknesses of about 30 μm on high purity SiC substrates with minimal cracking. In such a case, a thin, approximately 30 nm, layer of AlN was deposited using TMAl and NH3 at low pressure. Then, 30 μm of GaN was deposited at 0.15 atmosphere using TMGa and NH3 with a V/III ratio of 500. The layers were deposited at approximately 1000 °C. The dislocation density was reduced to about 108 cm'2 for layers of this thickness.
As discussed above, the GaN epitaxial layer 20, 120, 320 and/or 420 is semi- insulating or insulating and the substrate 10, 110, 310, 410 is conductive. The terms "conductive," "semi-insulating" and "insulating" are understood by one of skill in the art and are used descriptively rather than in an absolute sense and, thus, are used to describe the relative conductivity/resistivity of the respective materials. In particular embodiments of the present invention, the semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420 has a resistivity equal to or higher than about IxIO^ Ω-cm at room temperature and the conductive substrate 10, 110, 310, 410 has a resistivity of equal to or less than about 0.1 Ω-cm at room temperature.
In some embodiments of the present invention, a conductive substrate 10, 110, 310, 410 may have a resistivity of about 0.02 Ω-cm or less for reduced or minimal resistance when used as the ground to which via metal through the semi-insulating or insulating GaN layer 20, 120, 320, 420 is connected. Doping in the substrate 10, 110, 310, 410 may be n-type at a level of greater than about 1 x 1018 cm"3 and, in some embodiments a level of greater than about 1 x 1019 cm"3. The substrate 10, 110, 310, 410 may be doped as high as possible without increasing electrical resistance due to lower mobility or significantly impairing the crystal quality or thermal conductivity of the substrate. (As noted above, making the doping as high as possible in the conductive substrate may be relaxed somewhat, if there is an n++ current-spreading layer. This might make it cheaper and also better in terms of substrate defects to not require n++ 4H-SiC substrates.)
The epitaxial layer 20, 120, 320, 420 should be sufficiently insulating to provide electrical isolation of the device structure 30, 130, 330, 430 from the conductive substrate 10, 110, 310, 410. In particular embodiments, the epitaxial layer 20, 120, 320, 420 should be sufficiently insulating to provide electrical isolation of a source region from a drain region of a transistor, such as a HEMT, when a gate of the transistor is biased to pinch off the channel. Thus, the high field characteristics of the epitaxial layer 20, 120, 320, 420 may, in some embodiments of the present invention, be more determinative than the resistivity of the epitaxial layer 20, 120, 320, 420. Such high field characteristics may be characterized by the isolation voltage of the structure. Thus, in some embodiments of the present invention, the epitaxial layer 20, 120, 320, 420 is sufficiently insulating to provide an isolation voltage of at least 50 V and, in further embodiments of the present invention, the epitaxial layer is sufficiently insulating to provide an isolation voltage of at least 100 V. The isolation voltage refers to the voltage that provides a lmA/mm current for an ungated transistor structure on the epitaxial layer 20, 120, 320, 420. Thus, for example, the isolation voltage of a structure may be measured by forming a HEMT structure on the epitaxial layer 20, 120, 320, 420 with a 5 μm source to drain spacing and removing the gate from the structure. A 3-μm region, centered between source and drain, is damaged, for example, by ion implantation, or the channel is etched away, for example, by reactive ion etching (RIE), to destroy the channel region of the device. A voltage is then applied from the source to the drain and the current measured. The voltage at which 1 mA per mm of width of current flow is measured is referred to herein as the isolation voltage of the structure.
The thickness of the semi-insulating or insulating epitaxial layer 20, 120, 320, 420 may depend on the device that is formed on the semi-insulating or insulating epitaxial layer 20, 120, 320, 420 and the expected operating conditions for the device. For example, for a HEMT structure with an expected operating frequency of 2 GHz, a thickness of 5 μm may be suitable. For a HEMT structure with an expected operating frequency of 10 GHz, a thickness of 10 μm may be suitable. The particular thickness of the semi-insulating or insulating epitaxial layer 20, 120, 320, 420 may be controlled by the acceptable capacitance between the active device region and the underlying conductive substrate. Such capacitance may be affected by other layers between the device layers and a conductive layer. For example, if a non-conductive layer is provided between the semi-insulating or insulating epitaxial layer 20, 120, 320, 420, the thickness of the semi-insulating or insulating epitaxial layer 20, 120, 320, 420 may be adjusted based on the characteristics of the non-conductive layer, such as thickness and dielectric constant, to provide the acceptable capacitance. In addition, because the substrate 10, 110, 310, 410 is conductive, the substrate 10, 110, 310, 410 may be used as a contact of the device structure 30, 130, 330, 430. Embodiments of the present invention incorporating via holes and via metal structures are illustrated in Figures 5 through 9.
In Figures 5 through 7 and 9, a conductive substrate 510 may be provided as described above with reference to Figures 1 through 4 with regard to the substrates 10, 110, 310 and 410. The substrate 810 may be conductive, semi-insulating or insulating. A semi-insulating or insulating GaN epitaxial layer 520 or 820 may be provided as described above with reference to the semi-insulating GaN epitaxial layers 20, 120, 320 and 420. Buffer layers may also be provided between the semi- insulating or insulating GaN epitaxial layers 520 or 820 and the substrates 510, 810 as described above. A device structure 530 is provided on the semi-insulating or insulating GaN epitaxial layers 520 or 820 and may be a device structure 30, 130, 330 or 430 as described above. As is further illustrated in Figure 6, a conductive buffer layer 615 may be provided as described above with reference to the conductive buffer layers 315 and 415. Accordingly, these aspects of the embodiments illustrated in Figures 5 through 8 will not be described in further detail below.
As illustrated in Figure 5, contacts 540, 550 and 560 may be provided for the semiconductor device 530. The contacts 540, 550 and 560 may, for example, be a source contact, a drain contact and a gate contact, respectively, for a GaN based transistor, such as a HEMT. While three contacts are illustrated in Figures 5 through 9, fewer or more contacts may be provided based on the semiconductor device provided. A passivation layer(s) 570, such as a SiN, SiO2, oxynitride or other such layer, may also be provided on exposed surfaces of the semiconductor device structure 530 and/or portions of the metal contacts/overlayers. A backside ohmic contact 590 may also be provided to the substrate 510 opposite the face of the substrate 510 on which the semi-insulating or insulating GaN epitaxial layer 520 is provided. To improve the resistivity of the ohmic contact to the substrate 510, the backside of the substrate 510 may, for example, be implanted and annealed (not shown).
As is further illustrated in Figure 5, a via hole 575 extends through the device structure 530 and the semi-insulating or insulating GaN epitaxial layer 520 to and/or into the conductive substrate 510. If non-conductive buffer layers are provided between the semi-insulating or insulating GaN epitaxial layer 520 and the conductive substrate 510, the via hole 575 should extend through the non-conductive layers to the conductive substrate.
In some embodiments, the passivation layer(s) 570 may provide an etch mask or a separate etch mask may be utilized for forming the via hole 575. For example, a thick photo resist may be used as a mask to protect the GaN based device structure 530. The via hole 575 may be formed, for example, by reactive ion etching (RIE) or inductively coupled plasma (ICP) with a plasma containing chlorine compounds, such as Cl2, BCl3, or other compounds.
A via metal 580 is provided in the via hole 575 and contacts the substrate 510. The via metal may be selected to provide an ohmic contact to the substrate 510. For example, if the substrate 510 is SiC, nickel or other suitable metal, may be used as the via metal 580. Other conductors, such as polysilicon and/or metal suicides may also be used as the via metal 580. Multiple materials may be used as the via metal 580. For example, the metal in direct contact with the substrate 510 or the conductive buffer layer 615 described below may be nickel while the remained of the metal may be gold. Accordingly, references to via metal refer to a conductor of one or more conductive materials within a via hole.
Figure 6 illustrates the inclusion of the conductive buffer layer 615 between the semi-insulating or insulating GaN epitaxial layer 520 to the conductive substrate 510. In some embodiments, the conductive buffer layer 615 is an implanted layer in the substrate 510 and/or a highly doped epitaxial layer on the substrate 510. As seen in Figure 6, the via hole 675 extends through the device structure 530 and the semi- insulating or insulating GaN epitaxial layer 520 to and/or into the conductive buffer layer 615. If non-conductive buffer layers are provide between the semi-insulating or insulating GaN epitaxial layer 520 and the conductive buffer layer 615, the via hole 675 should extend through the non-conductive layers to the conductive buffer layer 615. The via metal 680 extends into the via hole 675 and contacts the conductive buffer layer 615. The via metal 680 may be selected to provide an ohmic contact to the conductive buffer layer 615. As discussed above, providing the conductive buffer layer may provide for a higher quality ohmic contact and may provide for current spreading to the substrate 510. In some embodiments, the conductive buffer layer 615 may act as an etch stop layer.
The via hole 675 may be etched as described above with respect to Figure 5. However, because the RIE or ICP may have limited selectivity between the GaN epitaxial layer 520 and the conductive buffer layer 615, the conductive buffer layer 615 may, in some cases, be etched through to the substrate 510. Thus, in some embodiments of the present invention, the via hole 675 extends through the conductive buffer layer 615 to the substrate 510.
In embodiments of the present invention where the conductive buffer layer 615 includes conductive layers of opposite conductivity type, the via hole 675 may extend through the layer of opposite conductivity type to the substrate 510 and to or into the layer with the same conductivity type as the substrate 510. For example, if the substrate 510 is an n-type SiC substrate and the conductive buffer lay 615 includes an n++ SiC layer and a p-type SiC layer on the n++ SiC layer, the via hole 675 may extend through the p-type SiC layer and to or into the n++ SiC layer.
In some embodiments of the present invention the via hole 675 may extend through the conductive buffer layer 615 to the substrate 510. For example, if the conductive buffer layer 615 comprises a 2DEG structure, the via hole 675 and via metal 680 may extend through the 2DEG structure to the substrate 510. Figure 7 illustrates the inclusion of a region 715 of higher dopant concentration in the substrate 510 where the region 715 is provided in the opening exposed by the via hole 775. Such a region may be provided, for example, by implanting dopant through the via hole 775 to provide an implanted region beneath or adjacent the via hole 775 and then activating the implanted dopant. As seen in Figure 7, the via hole 775 extends through the device structure 530 and the semi-insulating or insulating GaN epitaxial layer 520 to and/or into the substrate 510. If non-conductive buffer layers are provided between the semi-insulating or insulating GaN epitaxial layer 520 and the substrate 510, the via hole 775 should extend through the non- conductive layers to the substrate 510. The via metal 780 extends into the via hole 775 and contacts the region 715. The via metal may be selected to provide an ohmic contact to the region 715. As discussed above, providing a region of higher dopant concentration may provide for a higher quality ohmic contact to the substrate 510. The via hole 775 may be etched as described above with respect to Figure 5. Figure 8 illustrates further embodiments of the present invention where the via hole 880 extends through the substrate 810 and the via metal 880 extends through the via hole 875 to contact a backside contact 890. The backside contact 890 is on a face of the substrate 810 opposite the semi-insulating or insulating GaN epitaxial layer 820. Techniques for fabricating such a via are described, for example, in United States Patent Application Publication No. US2004/0241970, published December 4, 2004 and entitled "METHOD OF FORMING VIAS IN SILICON CARBIDE AND RESULTING DEVICES AND CIRCUITS," the disclosure of which is incorporated herein by reference as if set forth in its entirety.
In addition to the structures illustrated above with reference to Figures 1 through 4, an additional layer(s) may be included between the semi-insulating or insulating GaN epitaxial layer 520 and the substrate 510 that provide an etch stop for etching the via holes 575, 675 and 775 illustrated in Figures 5, 6 and 7. Such a structure is illustrated in Figure 9. As seen in Figure 9, an etch stop layer 910 is provided between the conductive buffer layer 615 and the semi-insulating or insulating epitaxial layer 520. The via hole 975 extends through the etch stop layer 910 and the via metal 985 extends through the etch stop layer 910 to contact the buffer layer 615. If the etch stop layer 910 is conductive, the via hole 975 and the via metal 985 may only extend to contact the etch stop layer 910. For example, a thin AlN layer may be provided between the semi-insulating or insulating GaN epitaxial layer 520 and the substrate 510 or the conductive buffer layer 615 as the etch stop layer 910. In such a case, adding a fluorine-containing compound, such as CF4, NF3 and/or SiF4 to the conventional chlorine-containing plasmas used for RIE or ICP of GaN and other Group III-N materials may result in a highly selective etch that will slow or stop at the AlN layer. In some embodiments, the thickness of an AlN nucleation layer may be adjusted to provide the etch stop layer 910. The nucleation layer may be thick enough to provide an etch stop but thin enough to be removed with a non-selective etch for AlN and SiC. If the AlN layer etch stop layer 910 is thin, it could be removed with a non-selective etch or, alternatively, it could be removed with a wet etch such as a strong base without etching through the buffer layer 615. If a non-selective etch is used, the thickness of the buffer layer 615 may be much greater than the thickness of the etch stop layer 910. While the use of an etch stop layer 910 has been illustrated with respect to embodiments incorporating a conductive buffer layer 615, the etch stop layer 910 could be used without the presence of the buffer layer 615 to control the depth of etch into the substrate 510 or as a precursor to the implantation as illustrated in Figure 7. Furthermore, if multiple layers of the same or different conductivity type are provided, an etch stop layer 910 could be provided between ones of the multiple layers. The implantation illustrated in Figure 7 could be carried out with the etch stop layer present or removed. If the implantation is performed with the etch stop layer 910 present, the etch stop layer 910 could be removed prior to formation of the via metal 780. By using vias through a GaN semi-insulating or insulating epitaxial layer to a conductive substrate, no wafer thinning may be needed. Thus, reduced warping and the thermal properties of the substrate may be maintained - also higher yield processes are available.
While each of the embodiments of the present invention described above utilize a conductive substrate, some embodiments of the present invention are not limited to the use of a conductive substrate. The isolation benefits of a thick semi- insulating or insulating GaN epitaxial layer may be provided where a conductive layer is present between the semi-insulating or insulating GaN epitaxial layer irrespective of whether the substrate itself is conductive. Such embodiments of the present invention are illustrated in Figures 10 and 11.
Figure 10 illustrates further embodiments of the present invention where a conductive layer 1015 is provided between a substrate 1010 and a semi-insulating or insulating GaN epitaxial layer 1020. The GaN semi-insulating or insulating epitaxial layer 1020 may, in some embodiments, have a thickness of at least about 4 μm, in some embodiments at least about 8 μm and, in some embodiments, at least about 10 μm. The semiconductor substrate 1010 and the semi-insulating or insulating epitaxial layer 1020 provide a device substrate 1025 on which a GaN based semiconductor device structure 1030, such as a GaN based HEMT, is provided.
In some embodiments of the present invention, a buffer layer(s) (not shown) may be provided between the GaN semi-insulating or insulating epitaxial layer 1020 and the conductive layer 1015. Optionally, a buffer layer (not shown) could be provided between the substrate 1010 and the conductive layer 1015. For example, an AlN, AlGaN or other buffer layer may be provided. The buffer layer(s) may be of uniform or non-uniform composition. Thus, for example, a graded AlGaN layer may be provided as a buffer layer. The buffer layer(s) may also include, for example, a nucleation layer, such as a continuous or discontinuous AlN layer. Suitable buffer layers and their fabrication are described, for example, in United States Patent No. 6,841,001 as discussed above.
The substrate 1010 may, in some embodiments, be a SiC substrate, a GaN substrate, a diamond substrate, an AlN substrate, a sapphire substrate or a Si substrate. The substrate 1010 may also be a composite substrate of SiC and diamond. The substrate 1010 may be semi-insulating or insulating. The substrate 1010 may be a free-standing or boule grown substrate and may include, for example, a Group III nitride and/or GaN layers with a substrate of another material which may be removed. In the case of SiC and diamond, the diamond would, typically not be removed. Thus, in some embodiments of the present invention, the conductive layer 1015 and the substrate 1010 may be provided as a conductive SiC layer on an insulating or semi- insulating diamond substrate or as an insulating or semi-insulating SiC layer on a conductive diamond substrate. SiC/diamond substrates may be provided, for example, as described in United States Patent Application Serial No. 10/707,898, discussed above. Methods of fabricating suitable substrates are known to those of skill in the art and need not be described in further detail herein. The conductive layer 1015 could also be provided by conductive GaN, AlGaN, AlGaN graded to GaN, AlGaN/GaN/AlGaN superlattices, multiple layers of low-temperature GaN interlayers to terminate dislocations, multiple layers of micro- ELO through sparse-SiN or sparse-AIN to reduce dislocations, etc. In particular embodiments of the present invention, the dislocation termination or reduction layers provide the conductive layer 1015. For example, sparse SiN may be n-type, and may provide the conductive layer 1015 on which the semi-insulating or insulating GaN layer is provided. In some embodiments of the present invention, a conductive layer 1015 is provide by an epitaxial lateral overgrowth (ELO) structure on a sapphire substrate. Other structures that provide a conductive layer may also be utilized. Furthermore, the conductive layer 1015 could be provided by multiple layers, possibly separated by semi-insulating or insulating layers.
Fabrication of the GaN semi-insulating or insulating epitaxial layer 1020 may be carried out as described above with reference to the GaN semi-insulating or insulating epitaxial layer 20, 120, 320 and/or 420.
Because a GaN based semiconductor device 1030 is fabricated on the GaN semi-insulating or insulating epitaxial layer 1020, the GaN based semiconductor device 1030 may be electrically isolated from the conductive layer 1015. Furthermore, because GaN based semiconductor device 1030 and the GaN semi- insulating or insulating epitaxial layer 1020 are both GaN based structures, unlike an AlN isolation layer, the GaN based semiconductor device 1030 and the GaN semi- insulating or insulating epitaxial layer 1020 may be fabricated in a single step and/or in a single reactor. Furthermore, as discussed above, GaN may be grown faster than AlGaN or AlN by MOCVD. Thick GaN may also have a lower dislocation density than thick AlN grown under similar conditions (e.g., the same growth temperature). In particular embodiments of the present invention, the semi-insulating or insulating epitaxial layer 1020 has a resistivity equal to or higher than about IxIO^ Ω-cm at room temperature and the conductive layer 1015 has a resistivity of equal to or less than about 0.1 Ω-cm at room temperature. In some embodiments of the present invention, conductive layer 1015 may have a resistivity of about 0.02 Ω-cm or less. The epitaxial layer 1020 should be sufficiently insulating to provide electrical isolation of the device structure 1030 from the conductive layer 1015. In particular embodiments, the epitaxial layer 1020 should be sufficiently insulating to provide electrical isolation of a source region from a drain region of a transistor, such as a HEMT, when a gate of the transistor is biased to pinch off the channel as described above. Thus, in some embodiments of the present invention, the epitaxial layer 1020 is sufficiently insulating to provide an isolation voltage of at least 50 V and, in further embodiments of the present invention, the epitaxial layer is sufficiently insulating to provide an isolation voltage of at least 100 V.
Further embodiments of the present invention incorporating via hole and via metal structures are illustrated in Figure 11. Figure 11 illustrates a via hole 1075 and via metal 1080 that extend to through conductive layer 1015 between the semi- insulating or insulating GaN epitaxial layer 1020 and the substrate 1010. As seen in Figure 11, the via hole 1075 and via metal 1080 extends through the device structure 1030, the semi-insulating or insulating GaN epitaxial layer 1020, the conductive layer 1015 and the substrate 1010 and contacts a backside contact 1090 is on a face of the substrate 1010 opposite the semi-insulating or insulating GaN epitaxial layer 1020. Techniques for fabricating such a via are described, for example, in United States Patent Application Publication No. US2004/0241970, published December 4, 2004 and entitled "METHOD OF FORMING VIAS IN SILICON CARBIDE AND RESULTING DEVICES AND CIRCUITS," the disclosure of which is incorporated herein by reference as if set forth in its entirety. hi addition to the via structure of Figure 11 or alternatively, the via structure of Figure 6 could be used with the structure of Figure 10. The conductive layer 1015 could by coupled to the backside contact by the via extending through the conductive layer 1015 or, alternatively or additionally, a via from the backside could be provided to the conductive layer 1015. While some embodiments of the present invention are not limited to a particular GaN semiconductor device structure 30, 130, 330, 430, 530, 1030 in some embodiments of the present invention, the GaN semiconductor device structure 30, 130, 330, 430, 530, 1030 may be a GaN based transistor structure. For example, the GaN semiconductor device structure 30, 130, 330, 430, 530, 1030 may comprise a high electron mobility transistor (HEMT) structure. For example, some embodiments of the present invention may include transistor structures such as those described in commonly assigned U.S. Patent 6,316,793 and U.S. Patent Publication No. 2002/0066908A1 filed July 12, 2001 and published June 6, 2002, for "ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE BASED CAP SEGMENT AND METHODS OF FABRICATING SAME," U. S. Patent No. 6,849,882 to Smorchkova et al, entitled "GROUP-III NITRIDE BASED HIGH ELECTRON MOBILITY TRANSISTOR (HEMT) WITH BARRIER/SPACER LAYER", U.S. Patent Application Serial No. 10/617,843 filed July 11, 2003 for "NITRIDE-BASED TRANSISTORS AND METHODS OF FABRICATION THEREOF USING NON-ETCHED CONTACT RECESSES," U.S. Patent Application Serial No. 10/772,882 filed February 5, 2004 for "NITRIDE HETEROJUNCTION TRANSISTORS HAVING CHARGE-TRANSFER INDUCED ENERGY BARRIERS AND METHODS OF FABRICATING THE SAME," U.S. Patent Application Serial No. 10/897,726, filed July 23, 2004 entitled "METHODS OF FABRICATING NITRIDE-BASED TRANSISTORS WITH A CAP LAYER AND A RECESSED GATE," U.S. Patent Application Serial No. 10/849,617, filed May 20, 2004 entitled "METHODS OF FABRICATING NITRIDE-BASED TRANSISTORS HAVING REGROWN OHMIC CONTACT REGIONS AND NITRIDE-BASED TRANSISTORS HAVING REGROWN OHMIC CONTACT REGIONS," U.S. Patent Application Serial No. 10/849,589, filed May 20, 2004 and entitled "SEMICONDUCTOR DEVICES HAVING A HYBRID CHANNEL LAYER, CURRENT APERTURE TRANSISTORS AND METHODS OF FABRICATING SAME," U.S. Patent Publication No. 2003/0020092 filed July 23, 2002 and published January 30, 2003 for "INSULATING GATE ALGAN/GAN HEMT", U.S. Patent Application Serial No.10/996,249, filed November 23, 2004 and entitled "CAP LAYERS AND/OR PASSIVATION LAYERS FOR NITRIDE- BASED TRANSISTORS, TRANSISTOR STRUCTURES AND METHODS OF FABRICATING SAME," United States Patent Application Serial No.
(Attorney Docket No. 5308-516), filed March 15, 2005 and entitled "GROUP III NITRIDE FIELD EFFECT TRANSISTORS (FETs) CAPABLE OF WITHSTANDING HIGH TEMPERATURE REVERSE BIAS TEST CONDITIONS," United States Patent Application Serial No. 11/005,107, filed December 6, 2004 and entitled " HIGH POWER DENSITY AND/OR LINEARITY TRANSISTORS," and United States Patent Application Serial No. 11/005,423, filed December 6, 2004 and entitled "FIELD EFFECT TRANSISTORS (FETs) HAVING MULTI-WATT OUTPUT POWER AT MILLIMETER-WAVE FREQUENCIES," the disclosures of which are incorporated herein as if described in their entirety. Embodiments of the present invention may also be utilized with HEMT structures such as described in, for example, Yu et al., "Schottky barrier engineering in HI-V nitrides via the piezoelectric effect," Applied Physics Letters, Vol. 73, No. 13, 1998, or in U.S. Patent No. 6,584,333 filed July 12, 2001, for "ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HIGH ELECTRON MOBILITY TRANSISTORS HAVING A GATE CONTACT ON A GALLIUM NITRIDE BASED CAP SEGMENT AND METHODS OF FABRICATING SAME," the disclosures of which are incorporated herein by reference as if set forth fully herein.
While various exemplary embodiments of the present invention have been described with reference to Figures 1 through 11, combinations and/or sub- combinations of the features and elements illustrated in the figures may also be provided. Thus, for example, an etch stop layer illustrated with Figure 9 may be provided in the embodiments of the present invention illustrated in Figures 1 through 8, 10 and 11. In the drawings and specification, there have been disclosed typical embodiments of the invention, and, although specific terms have been employed, they have been used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims

THAT WHICH IS CLAIMED IS:
1. A semiconductor device structure, comprising: an electrically conductive semiconductor substrate; and a semi-insulating or insulating GaN epitaxial layer on the semiconductor substrate, the semi-insulating or insulating GaN epitaxial layer having a thickness of at least about 4 μm.
2. The semiconductor device structure of Claim 1 , wherein the GaN epitaxial layer has a thickness of at least about 8 μm.
3. The semiconductor device structure of Claim 1, wherein the GaN epitaxial layer has a thickness of at least about 10 μm.
4. The semiconductor device structure of Claim 1 , wherein the GaN epitaxial layer has a resistivity of at least 10s Ω-cm.
5. The semiconductor device structure of Claim 1 , wherein the GaN epitaxial layer has an isolation voltage of at least about 50V.
6. The semiconductor device structure of Claim 1, wherein the GaN epitaxial layer has an isolation voltage of at least about 100V.
7. The semiconductor device structure of Claim 1, further comprising a conductive buffer layer disposed between the substrate and the semi-insulating or insulating GaN epitaxial layer, the conductive buffer layer comprising: a first conductive layer of a first conductivity type; and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer.
8. The semiconductor device structure of Claim 1, further comprising a GaN based semiconductor device on the GaN epitaxial layer. 9. The semiconductor device structure of Claim 8, further comprising a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer.
10. The semiconductor device structure of Claim 9, wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohmic contact to the substrate.
11. The semiconductor device structure of Claim 10, further comprising a region of higher doping concentration in the substrate beneath the via.
12. The semiconductor device structure of Claim 9, further comprising a conductive buffer layer disposed between the substrate and the GaN epitaxial layer.
13. The semiconductor device structure of Claim 12, wherein the via hole and the via metal extend to the conductive buffer layer and wherein the via metal provides an ohmic contact to the conductive buffer layer.
14. The semiconductor device structure of Claim 12, further comprising an etch stop layer disposed between the conductive buffer layer and the GaN epitaxial layer.
15. The semiconductor device structure of Claim 12, wherein the conductive buffer layer comprises: a first conductive layer of a first conductivity type; and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; and wherein the via hole and the via metal extend through the second conductive layer to the first conductive layer.
16. The semiconductor device structure of Claim 9, further comprising a two dimensional electron gas structure (2DEG) disposed between the substrate and the GaN epitaxial layer. 17. The semiconductor device structure of Claim 16, wherein the via hole and via metal extend through the 2DEG structure and to the substrate and wherein the via metal provides an ohmic contact to the substrate
18. The semiconductor device structure of Claim 1 , wherein the GaN epitaxial layer is doped with a deep level transition metal dopant.
19. The semiconductor device structure of Claim 18, wherein the GaN epitaxial layer is doped with Fe, Co, Mn, Cr, V and/or Ni.
20. The semiconductor device structure of Claim 19, wherein the concentration of the deep level transition metal dopant is at least about 1 x 1016 cm"3.
21. A GaN semiconductor device structure, comprising: a semiconductor substrate; an insulating or semi-insulating GaN epitaxial layer on the semiconductor substrate, the GaN epitaxial layer having a thickness of at least 4 μm; and a conductive semiconductor layer disposed between the semiconductor substrate and the insulating or semi-insulating GaN epitaxial layer.
22. The semiconductor device structure of Claim 21 , wherein the GaN epitaxial layer has a thickness of at least about 8 μm.
23. The semiconductor device structure of Claim 21, wherein the GaN epitaxial layer has a thickness of at least about 10 μm.
24. The semiconductor device structure of Claim 21 , wherein the semiconductor substrate comprises an insulating or semi-insulating semiconductor substrate.
25. The semiconductor device structure of Claim 24, wherein the substrate comprises silicon carbide and/or sapphire. 26. The semiconductor device structure of Claim 24, wherein the substrate comprises diamond.
27. The semiconductor device structure of Claim 21, wherein the semiconductor substrate comprises an electrically conductive substrate.
28. The semiconductor device structure of Claim 27, wherein the electrically conductive substrate comprises silicon carbide and/or diamond.
29. The semiconductor device structure of Claim 21, wherein the conductive semiconductor layer comprises conductive SiC, conductive diamond, SiN and/or a conductive GaN based semiconductor material.
30. The semiconductor device structure of Claim 21, further comprising a GaN based semiconductor device on the GaN epitaxial layer.
31. The semiconductor device structure of Claim 30, further comprising a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer.
32. The semiconductor device structure of Claim 31 , wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohmic contact to the substrate.
33. The semiconductor device structure of Claim 32, wherein the via hole and the via metal extend to the conductive semiconductor layer and wherein the via metal provides an ohmic contact to the conductive semiconductor layer.
34. The semiconductor device structure of Claim 33, wherein the conductive semiconductor layer comprises: a first conductive layer of a first conductivity type; and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; and wherein the via hole and the via metal extend through the second conductive layer to the first conductive layer.
35. The semiconductor device structure of Claim 21 , wherein the conductive semiconductor layer comprises: a first conductive layer of a first conductivity type; and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer.
36. The semiconductor device structure of Claim 21, further comprising an etch stop layer disposed between the conductive semiconductor layer and the GaN epitaxial layer.
37. A GaN semiconductor device structure, comprising: an electrically conductive SiC substrate; and an insulating or semi-insulating GaN epitaxial layer on the conductive SiC substrate, the GaN epitaxial layer having a thickness of at least 4 μm.
38. The semiconductor device structure of Claim 37, wherein the GaN based epitaxial layer has a thickness of at least about 8 μm.
39. The semiconductor device structure of Claim 37, wherein the GaN based epitaxial layer has a thickness of at least about 10 μm.
40. The semiconductor device structure of Claim 37, wherein the GaN epitaxial layer has a resistivity of at least about 105 Ω-cm.
41. The semiconductor device structure of Claim 37, wherein the GaN epitaxial layer has an isolation voltage of at least about 50 V.
42. The semiconductor device structure of Claim 37, wherein the GaN epitaxial layer has an isolation voltage of at least about 100V. 43. The semiconductor device structure of Claim 37, wherein the GaN based epitaxial layer is doped with a deep level transition metal dopant.
44. The semiconductor device structure of Claim 43, wherein the GaN epitaxial layer is doped with Fe, Co, Mn, Cr, V and/or Ni.
45. The semiconductor device structure of Claim 43 , wherein the concentration of the deep level transition metal dopant is at least about 1 x 1016 cm"3.
46. The semiconductor device structure of Claim 37, further comprising a conductive buffer layer disposed between the conductive SiC substrate and the GaN epitaxial layer.
47. The semiconductor device structure of Claim 46, further comprising an etch stop layer disposed between the conductive buffer layer and the GaN epitaxial layer.
48. The semiconductor device structure of Claim 46, wherein the conductive buffer layer comprises an epitaxial SiC layer having a higher doping concentration than the SiC substrate.
49. The semiconductor device structure of Claim 46, wherein the conductive buffer layer comprises an implanted SiC layer in the SiC substrate, which has a higher doping concentration than the SiC substrate.
50. The semiconductor device structure of Claim 46, wherein the conductive buffer layer comprises: a first conductive layer of a first conductivity type; and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer. 51. The semiconductor device structure of Claim 37, further comprising a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN epitaxial layer.
52. The semiconductor device structure of Claim 37, further comprising a
GaN based semiconductor device on the GaN epitaxial layer.
53. The semiconductor device structure of Claim 52, wherein the GaN based semiconductor device comprises a GaN based high electron mobility transistor on the GaN epitaxial layer.
54. The semiconductor device structure of Claim 52, further comprising a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer.
55. The semiconductor device structure of Claim 54, wherein the via hole and via metal extend through the SiC substrate.
56. The semiconductor device structure of Claim 54, wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohmic contact to the substrate.
57. The semiconductor device structure of Claim 56, further comprising a region of higher doping concentration in the substrate beneath the via.
58. The semiconductor device structure of Claim 57, further comprising an etch stop layer disposed between the substrate and the GaN epitaxial layer.
59. The semiconductor device structure of Claim 52, further comprising a conductive buffer layer disposed between the substrate and the GaN epitaxial layer and wherein the via hole and the via metal extend to the conductive buffer layer and wherein the via metal provides an ohmic contact to the conductive buffer layer. 60. The semiconductor device structure of Claim 59, further comprising an etch stop layer disposed between the conductive buffer layer and the GaN epitaxial layer.
61. The semiconductor device structure of Claim 59, wherein the conductive buffer layer comprises: a first conductive layer of a first conductivity type; and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; and wherein the via hole and the via metal extend through the second conductive layer to the first conductive layer.
62. The semiconductor device structure of Claim 52, further comprising a two dimensional electron gas (2DEG) structure disposed between the substrate and the GaN epitaxial layer and wherein the via hole and the via metal extend to the 2DEG structure and wherein the via metal provides an ohmic contact to the 2DEG structure.
63. The semiconductor device structure of Claim 62, further comprising an etch stop layer disposed between the 2DEG structure and the GaN epitaxial layer.
64. The semiconductor device structure of Claim 52, further comprising a two dimensional electron gas (2DEG) structure disposed between the substrate and the GaN epitaxial layer and wherein the via hole and the via metal extend through the 2DEG structure and wherein the via metal provides an ohmic contact to the substrate.
65. A GaN semiconductor device structure, comprising: an electrically conductive GaN substrate; an insulating or semi-insulating GaN based epitaxial layer on the conductive
GaN substrate; a GaN based semiconductor device on the GaN based epitaxial layer; and a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN based epitaxial layer. 66. The semiconductor device structure of Claim 65, wherein the GaN based epitaxial layer has a thickness of at about least 5 μm.
67. The semiconductor device structure of Claim 65, wherein the GaN based epitaxial layer has a thickness of at about least 10 μm.
68. The semiconductor device structure of Claim 65, wherein the GaN based epitaxial layer has a resistivity of at least 105 Ω-cm.
69. The semiconductor device structure of Claim 65, wherein the GaN based epitaxial layer has an isolation voltage of at least about 50V.
70. The semiconductor device structure of Claim 65, wherein the GaN based epitaxial layer has an isolation voltage of at least about 100 V.
71. The semiconductor device structure of Claim 65, wherein the GaN based epitaxial layer is doped with a deep level transition metal dopant.
72. The semiconductor device structure of Claim 71 , wherein the GaN based epitaxial layer is doped with Fe, Co, Mn, Cr, V and/or Ni.
73. The semiconductor device structure of Claim 71 , wherein the ccoonncceenntration of the deep level transition metal dopant is at least about 1 x 1016 cm'3.
74. The semiconductor device structure of Claim 65, further comprising a conductive buffer layer disposed between the conductive GaN substrate and the GaN epitaxial layer, wherein the via hole and the via metal extend to the conductive buffer layer and wherein the via metal provides an ohmic contact to the conductive buffer layer.
75. The semiconductor device structure of Claim 74, further comprising an etch stop layer disposed between the conductive buffer layer and the GaN based epitaxial layer. 76. The semiconductor device structure of Claim 74, wherein the conductive buffer layer comprises: a first conductive layer of a first conductivity type; and a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; and wherein the via hole and the via metal extend through the second conductive layer to the first conductive layer.
77. The semiconductor device structure of Claim 74, wherein the conductive buffer layer comprises an epitaxial layer having a higher doping concentration than the GaN substrate.
78. The semiconductor device structure of Claim 74, wherein the conductive buffer layer comprises an implanted layer in the GaN substrate and having a higher doping concentration than the GaN substrate.
79. The semiconductor device structure of Claim 65, further comprising a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN based epitaxial layer, wherein the via hole and the via metal extend to the 2DEG structure and wherein the via metal provides an ohmic contact to the 2DEG structure.
80. The semiconductor device structure of Claim 65, further comprising a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN based epitaxial layer, wherein the via hole and the via metal extend tthrough the 2DEG structure and wherein the via metal provides an ohmic contact to the substrate.
81. The semiconductor device structure of Claim 65, wherein the GaN based semiconductor device comprises a GaN based high electron mobility transistor on the GaN epitaxial layer. 82. The semiconductor device structure of Claim 65, wherein the via hole and via metal extend through the GaN substrate.
83. The semiconductor device structure of Claim 65, wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohmic contact to the substrate.
84. The semiconductor device structure of Claim 65, further comprising a region of higher doping concentration in the substrate beneath the via.
85. The semiconductor device structure of Claim 65, wherein the GaN based epitaxial layer comprises GaN.
86. The semiconductor device structure of Claim 65, wherein the GaN based epitaxial layer comprises GaN doped with Fe.
87. A method of fabricating a semiconductor device structure, comprising: epitaxially forming a semi-insulating or insulating GaN epitaxial layer on a conductive semiconductor substrate, the semi-insulating or insulating GaN epitaxial layer having a thickness of at least about 4 μm.
88. The method of Claim 87, wherein the GaN epitaxial layer has a thickness of at least about 8 μm.
89. The method of Claim 87, wherein the GaN epitaxial layer has a thickness of at least about 10 μm.
90. The method of Claim 87, wherein the GaN epitaxial layer has a resistivity of at least 105 Ω-cm.
91. The method of Claim 87, further comprising forming a GaN based semiconductor device on the GaN epitaxial layer. 92. The method of Claim 91 , wherein GaN based layers of the semiconductor device and the GaN epitaxial layer are formed by the same fabrication technique.
93. The method of Claim 91 , further comprising forming a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer.
94. The method of Claim 93, wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohniic contact to the substrate.
95. The method of Claim 93, further comprising forming a region of higher doping concentration in the substrate beneath the via.
96. The method of Claim 91 , further comprising forming a conductive buffer layer disposed between the substrate and the GaN epitaxial layer.
99. The method of Claim 96, wherein the via hole and the via metal extend to the conductive buffer layer and wherein the via metal provides an ohmic contact to the conductive buffer layer.
100. The method of Claim 99, further comprising forming an etch stop layer disposed between the conductive buffer layer and the GaN epitaxial layer.
101. The method of Claim 99, wherein forming a conductive buffer layer comprises: forming a first conductive layer of a first conductivity type on the substrate; and forming a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; and wherein the via hole and the via metal extend through the second conductive layer to the first conductive layer. 102. The method of Claim 95, further comprising forming a two dimensional electron gas structure (2DEG) disposed between the substrate and the GaN epitaxial layer.
103. The method of Claim 87, wherein the GaN epitaxial layer is doped with a deep level transition metal dopant.
104. The method of Claim 103, wherein the GaN epitaxial layer is doped with Fe, Co, Mn, Cr, V and/or Ni.
105. The method of Claim 104, wherein the concentration of the deep level transition metal dopant is at least about 1 x 1016 cm"3.
106. A method of fabricating a GaN semiconductor device structure, comprising: epitaxially forming an insulating or semi-insulating GaN epitaxial layer on a semiconductor substrate, the GaN epitaxial layer having a thickness of at least 4 μm; and forming a conductive semiconductor layer disposed between the semiconductor substrate and the insulating or semi-insulating GaN epitaxial layer.
107. The method of Claim 106, wherein the GaN epitaxial layer has a thickness of at least about 8 μm.
108. The method of Claim 106, wherein the GaN epitaxial layer has a thickness of at least about 10 μm.
109. The method of Claim 106, wherein the semiconductor substrate comprises an insulating or semi-insulating semiconductor substrate.
110. The method of Claim 106, wherein the substrate comprises silicon carbide and/or sapphire.
111. The method of Claim 109, wherein the substrate comprises diamond. 112. The method of Claim 106, wherein the semiconductor substrate comprises an electrically conductive substrate.
113. The method of Claim 112, wherein the electrically conductive substrate comprises silicon carbide and/or diamond.
114. The method of Claim 106, wherein the conductive semiconductor layer comprises conductive SiC, conductive diamond, SiN and/or a conductive GaN based semiconductor material.
115. The method of Claim 106, further comprising a GaN based semiconductor device on the GaN epitaxial layer.
116. The method of Claim 115, further comprising forming a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer.
117. The method of Claim 116 wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohmic contact to the substrate.
118. The method of Claim 116, wherein the via hole and the via metal extend to the conductive semiconductor layer and wherein the via metal provides an ohmic contact to the conductive semiconductor layer.
119. The method of Claim 116, wherein forming a conductive semiconductor layer comprises: forming a first conductive layer of a first conductivity type on the substrate; and forming a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; and wherein the via hole and the via metal extend through the second conductive layer to the first conductive layer. 120. The method of Claim 103, further comprising forming an etch stop layer disposed between the conductive semiconductor layer and the GaN epitaxial layer.
121. A method of fabricating a GaN semiconductor device structure, comprising: epitaxially forming an insulating or semi-insulating GaN epitaxial layer on a conductive SiC substrate, the GaN epitaxial layer having a thickness of at least 4 μm.
122. The method of Claim 121, wherein the GaN based epitaxial layer has a thickness of at about least 8 μm.
123. The method of Claim 121, wherein the GaN based epitaxial layer has a thickness of at about least 10 μm.
124. The method of Claim 121 , wherein the GaN epitaxial layer has a resistivity of at least about 105 Ω-cm.
125. The method of Claim 121, wherein the GaN based epitaxial layer is doped with a deep level transition metal dopant.
126. The method of Claim 125, wherein the GaN epitaxial layer is doped with Fe, Co, Mn, Cr, V and/or Ni.
127. The method of Claim 125, wherein the concentration of the deep level transition metal dopant is at least about 1 x 1016 cm"3.
128. The method of Claim 121, further comprising forming a conductive buffer layer disposed between the conductive SiC substrate and the GaN epitaxial layer. 129. The method of Claim 128, further comprising an etch stop layer disposed between the conductive buffer layer and the GaN epitaxial layer.
130. The method of Claim 128, wherein forming a conductive buffer layer comprises: forming a first conductive layer of a first conductivity type on the substrate; and forming a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer.
131. The method of Claim 128, wherein the conductive buffer layer comprises an epitaxial SiC layer having a higher doping concentration than the SiC substrate.
132. The method of Claim 128, wherein the conductive buffer layer comprises an implanted SiC layer in the SiC substrate, which has a higher doping concentration than the SiC substrate.
133. The method of Claim 121, further comprising forming a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN epitaxial layer.
134. The method of Claim 121, further comprising forming a GaN based semiconductor device on the GaN epitaxial layer.
135. The method of Claim 134, wherein the GaN based semiconductor device comprises a GaN based high electron mobility transistor on the GaN epitaxial layer.
136. The method of Claim 134, further comprising a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer. 137. The method of Claim 136, wherein the via hole and via metal extend through the SiC substrate.
138. The method of Claim 136, wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohmic contact to the substrate.
139. The method of Claim 138, further comprising forming a region of higher doping concentration in the substrate beneath the via.
140. The method of Claim 139, further comprising forming an etch stop layer disposed between the substrate and the GaN epitaxial layer.
141. The method of Claim 134, further comprising forming a conductive buffer layer disposed between the substrate and the GaN epitaxial layer and wherein the via hole and the via metal extend to the conductive buffer layer and wherein the via metal provides an ohmic contact to the conductive buffer layer.
142. The method of Claim 141, wherein forming a conductive buffer layer comprises: forming a first conductive layer of a first conductivity type on the substrate; and forming a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; and wherein the via hole and the via metal extend through the second conductive layer to the first conductive layer.
143. The method of Claim 141, further comprising an etch stop layer disposed between the conductive buffer layer and the GaN epitaxial layer.
144. The method of Claim 134, further comprising forming a two dimensional electron gas (2DEG) structure disposed between the substrate and the GaN epitaxial layer and wherein the via hole and the via metal extend to the 2DEG structure and wherein the via metal provides an ohmic contact to the 2DEG structure. 145. The method of Claim 144, further comprising forming an etch stop layer disposed between the 2DEG structure and the GaN epitaxial layer.
146. A method of fabricating a GaN semiconductor device structure, comprising: epitaxially forming an insulating or semi-insulating GaN epitaxial layer on a conductive GaN substrate; forming a GaN based semiconductor device on the GaN epitaxial layer; and forming a via hole and corresponding via metal in the via hole that extends through layers of the GaN based semiconductor device and the GaN epitaxial layer.
147. The method of Claim 146, wherein the GaN based epitaxial layer has a thickness of at about least 4 μm.
148. The method of Claim 146, wherein the GaN based epitaxial layer has a thickness of at about least 10 μm.
149. The method of Claim 146, wherein the GaN based epitaxial layer has a resistivity of at least 105 Ω-cm.
150. The method of Claim 146, wherein the GaN based epitaxial layer is doped with a deep level transition metal dopant.
151. The method of Claim 150, wherein the GaN based epitaxial layer is doped with Fe, Co, Mn, Cr, V and/or Ni.
152. The method of Claim 150, wherein the concentration of the deep level transition metal dopant is at least about 1 x 1016 cm'3.
153. The method of Claim 146, further comprising forming a conductive buffer layer disposed between the conductive GaN substrate and the GaN epitaxial layer, wherein the via hole and the via metal extend to the conductive buffer layer and wherein the via metal provides an ohmic contact to the conductive buffer layer. 154. The method of Claim 153, wherein forming a conductive buffer layer comprises: forming a first conductive layer of a first conductivity type on the substrate; and forming a second conductive layer of a second conductivity type, opposite the first conductivity type, on the first conductive layer and disposed between the first conductive layer and the GaN epitaxial layer; and wherein the via hole and the via metal extend through the second conductive layer to the first conductive layer.
155. The method of Claim 153, further comprising forming an etch stop layer disposed between the conductive buffer layer and the GaN based epitaxial layer.
156. The method of Claim 153, wherein the conductive buffer layer comprises an epitaxial layer having a higher doping concentration than the GaN substrate.
157. The method of Claim 153, wherein the conductive buffer layer comprises an implanted layer in the GaN substrate and having a higher doping concentration than the GaN substrate.
158. The method of Claim 146, further comprising forming a two dimensional electron gas (2DEG) structure disposed between the conductive substrate and the GaN based epitaxial layer, wherein the via hole and the via metal extend to the 2DEG structure and wherein the via metal provides an ohmic contact to the 2DEG structure.
159. The method of Claim 146, wherein the GaN based semiconductor device comprises a GaN based high electron mobility transistor on the GaN epitaxial layer.
160. The method of Claim 146, wherein the via hole and via metal extend through the GaN substrate. 161. The method of Claim 146, wherein the via hole and via metal extend to the substrate and wherein the via metal provides an ohmic contact to the substrate.
162. The method of Claim 161, further comprising forming a region of higher doping concentration in the substrate beneath the via.
163. The method of Claim 146, wherein the GaN based epitaxial layer comprises GaN.
164. The method of Claim 146, wherein the GaN based epitaxial layer comprises GaN doped with Fe.
PCT/US2006/004353 2005-04-11 2006-02-08 Thick semi-insulating or insulating epitaxial gallium nitride layers and devices incorporating same WO2006110204A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008506448A JP5465876B2 (en) 2005-04-11 2006-02-08 Thick semi-insulating or insulating epitaxial gallium nitride layer and devices incorporating it
EP06720460.2A EP1869710B1 (en) 2005-04-11 2006-02-08 Thick semi-insulating or insulating epitaxial gallium nitride layer and devices incorporating same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/103,117 2005-04-11
US11/103,117 US8575651B2 (en) 2005-04-11 2005-04-11 Devices having thick semi-insulating epitaxial gallium nitride layer

Publications (2)

Publication Number Publication Date
WO2006110204A2 true WO2006110204A2 (en) 2006-10-19
WO2006110204A3 WO2006110204A3 (en) 2007-03-29

Family

ID=36942646

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/004353 WO2006110204A2 (en) 2005-04-11 2006-02-08 Thick semi-insulating or insulating epitaxial gallium nitride layers and devices incorporating same

Country Status (5)

Country Link
US (2) US8575651B2 (en)
EP (1) EP1869710B1 (en)
JP (1) JP5465876B2 (en)
TW (1) TWI520331B (en)
WO (1) WO2006110204A2 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008205146A (en) * 2007-02-20 2008-09-04 Fujitsu Ltd Compound semiconductor device and its manufacturing method
WO2009007943A1 (en) * 2007-07-09 2009-01-15 Freescale Semiconductor, Inc. Hetero-structure field effect transistor, integrated circuit including a hetero-structure field effect transistor and method for manufacturing a hetero-structure field effect transistor
JP2009176929A (en) * 2008-01-24 2009-08-06 Toshiba Corp Semiconductor device and manufacturing method thereof
JP2010521065A (en) * 2007-03-09 2010-06-17 クリー インコーポレイテッド Nitride semiconductor structure having intermediate layer structure and method for manufacturing nitride semiconductor structure having intermediate layer structure
WO2012127738A1 (en) * 2011-03-22 2012-09-27 住友電気工業株式会社 COMPOUND GaN SUBSTRATE AND METHOD FOR PRODUCING SAME, AND GROUP III NITRIDE SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING SAME
US8563984B2 (en) 2009-07-10 2013-10-22 Sanken Electric Co., Ltd. Semiconductor device
US9054017B2 (en) 2007-03-09 2015-06-09 Cree, Inc. Thick nitride semiconductor structures with interlayer structures and methods of fabricating thick nitride semiconductor structures

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7612390B2 (en) 2004-02-05 2009-11-03 Cree, Inc. Heterojunction transistors including energy barriers
JP4514584B2 (en) * 2004-11-16 2010-07-28 富士通株式会社 Compound semiconductor device and manufacturing method thereof
US7405430B2 (en) * 2005-06-10 2008-07-29 Cree, Inc. Highly uniform group III nitride epitaxial layers on 100 millimeter diameter silicon carbide substrates
US9331192B2 (en) 2005-06-29 2016-05-03 Cree, Inc. Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same
US20070018198A1 (en) * 2005-07-20 2007-01-25 Brandes George R High electron mobility electronic device structures comprising native substrates and methods for making the same
US7338826B2 (en) * 2005-12-09 2008-03-04 The United States Of America As Represented By The Secretary Of The Navy Silicon nitride passivation with ammonia plasma pretreatment for improving reliability of AlGaN/GaN HEMTs
JP5386177B2 (en) * 2006-01-10 2014-01-15 クリー インコーポレイテッド Silicon carbide dimple substrate
JP5099008B2 (en) * 2006-07-26 2012-12-12 富士通株式会社 Compound semiconductor device using SiC substrate and manufacturing method thereof
US8823057B2 (en) 2006-11-06 2014-09-02 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
CN101604704B (en) * 2008-06-13 2012-09-05 西安能讯微电子有限公司 HEMT device and manufacturing method thereof
WO2010050021A1 (en) * 2008-10-29 2010-05-06 富士通株式会社 Compound semiconductor device and method for manufacturing the same
US20100109018A1 (en) * 2008-10-31 2010-05-06 The Regents Of The University Of California Method of fabricating semi-insulating gallium nitride using an aluminum gallium nitride blocking layer
JP4305574B1 (en) 2009-01-14 2009-07-29 住友電気工業株式会社 Group III nitride substrate, semiconductor device including the same, and method of manufacturing surface-treated group III nitride substrate
JP5013218B2 (en) * 2009-02-05 2012-08-29 日立電線株式会社 Manufacturing method of semiconductor epitaxial wafer and manufacturing method of field effect transistor
EP2458654B1 (en) 2009-07-22 2018-10-03 Panasonic Intellectual Property Management Co., Ltd. Light emitting diode
US8598713B2 (en) * 2009-07-22 2013-12-03 Newport Fab, Llc Deep silicon via for grounding of circuits and devices, emitter ballasting and isolation
JP5365454B2 (en) * 2009-09-30 2013-12-11 住友電気工業株式会社 Group III nitride semiconductor substrate, epitaxial substrate, and semiconductor device
US20110108854A1 (en) * 2009-11-10 2011-05-12 Chien-Min Sung Substantially lattice matched semiconductor materials and associated methods
JP5789967B2 (en) * 2010-12-03 2015-10-07 富士通株式会社 Semiconductor device, manufacturing method thereof, and power supply device
JP5604147B2 (en) * 2010-03-25 2014-10-08 パナソニック株式会社 Transistor and manufacturing method thereof
US8723222B2 (en) 2011-07-19 2014-05-13 Electronics And Telecommunications Research Institute Nitride electronic device and method for manufacturing the same
JP6035721B2 (en) * 2011-09-27 2016-11-30 住友電気工業株式会社 Manufacturing method of semiconductor device
US8791504B2 (en) * 2011-10-20 2014-07-29 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate breakdown voltage improvement for group III-nitride on a silicon substrate
WO2014006562A1 (en) * 2012-07-03 2014-01-09 Element Six Technologies Us Corporation Handle for semiconductor-on-diamond wafers and method of manufacture
KR20140021746A (en) * 2012-08-09 2014-02-20 삼성전자주식회사 Semiconductor device and method of manufacturing the same
JPWO2014041736A1 (en) * 2012-09-13 2016-08-12 パナソニックIpマネジメント株式会社 Nitride semiconductor structure
JP6121806B2 (en) 2013-06-07 2017-04-26 株式会社東芝 Nitride semiconductor wafer, nitride semiconductor device, and method of manufacturing nitride semiconductor wafer
JP6248359B2 (en) * 2013-12-20 2017-12-20 住友電工デバイス・イノベーション株式会社 Semiconductor layer surface treatment method
US9837411B2 (en) * 2015-07-14 2017-12-05 Tower Semiconductors Ltd. Semiconductor die with a metal via
US9570438B1 (en) 2015-08-04 2017-02-14 Infineon Technologies Austria Ag Avalanche-rugged quasi-vertical HEMT
US9685545B2 (en) * 2015-11-25 2017-06-20 Texas Instruments Incorporated Isolated III-N semiconductor devices
US9947610B2 (en) * 2016-01-28 2018-04-17 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure and method for manufacturing the same
DE102018107293A1 (en) * 2018-03-27 2019-10-02 Osram Opto Semiconductors Gmbh PROCESS FOR MACHINING A SEMICONDUCTOR LAYER AND OPTOELECTRONIC SEMICONDUCTOR CHIP
US11038023B2 (en) * 2018-07-19 2021-06-15 Macom Technology Solutions Holdings, Inc. III-nitride material semiconductor structures on conductive silicon substrates
CN111430218B (en) * 2019-01-09 2022-11-25 北京大学东莞光电研究院 Method for preparing GaN single crystal substrate through self-separation
US20200266292A1 (en) * 2019-02-19 2020-08-20 AZ Power, Inc Composite substrates of conductive and insulating or semi-insulating silicon carbide for gallium nitride devices
CN110828298A (en) * 2019-11-14 2020-02-21 济南晶正电子科技有限公司 Single crystal thin film composite substrate and method for manufacturing same
TWI745110B (en) 2020-10-06 2021-11-01 環球晶圓股份有限公司 Semiconductor substrate and method of manufacturing the same
US20220173234A1 (en) * 2020-12-01 2022-06-02 Texas Instruments Incorporated Normally-on gallium nitride based transistor with p-type gate
CN116868351A (en) * 2021-02-17 2023-10-10 三菱电机株式会社 Nitride semiconductor device and method for manufacturing nitride semiconductor device
WO2023008031A1 (en) * 2021-07-26 2023-02-02 ローム株式会社 Nitride semiconductor device and manufacturing method therefor

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5362678A (en) * 1990-06-05 1994-11-08 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing insulated via hole structure for semiconductor device
US6046464A (en) * 1995-03-29 2000-04-04 North Carolina State University Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well
US20020017648A1 (en) * 2000-06-29 2002-02-14 Kensuke Kasahara Semiconductor device
US6396085B1 (en) * 2000-04-25 2002-05-28 The Furukawa Electric Co., Ltd GaN-type semiconductor vertical field effect transistor
US20020125506A1 (en) * 2001-03-06 2002-09-12 Seikoh Yoshida Semiconductor device and GaN-based field effect transistor for use in the same
US6476431B1 (en) * 1998-11-11 2002-11-05 Nec Corporation Field effect transistor with barrier layer to prevent avalanche breakdown current from reaching gate and method for manufacturing the same
WO2004061923A1 (en) * 2002-12-27 2004-07-22 General Electric Company Gallium nitride crystal, homoepitaxial gallium-nitride-based devices and method for producing same
WO2004097941A1 (en) * 2003-05-02 2004-11-11 Koninklijke Philips Electronics N.V. Electronic device comprising a field-effect transistor for high-frequency applications
US20050001235A1 (en) * 2003-05-15 2005-01-06 Tomohiro Murata Semiconductor device

Family Cites Families (89)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2465317A2 (en) * 1979-03-28 1981-03-20 Thomson Csf FIELD EFFECT TRANSISTOR WITH HIGH BREAKAGE FREQUENCY
DE3072175D1 (en) * 1979-12-28 1990-04-26 Fujitsu Ltd SEMICONDUCTOR DEVICES WITH HETEROUITION.
JPS61187371A (en) 1985-02-15 1986-08-21 Hitachi Ltd Semiconductor device and manufacture thereof
JPH088350B2 (en) * 1985-04-08 1996-01-29 日本電気株式会社 Semiconductor device
US4755867A (en) * 1986-08-15 1988-07-05 American Telephone And Telegraph Company, At&T Bell Laboratories Vertical Enhancement-mode Group III-V compound MISFETs
US4788156A (en) * 1986-09-24 1988-11-29 Microwave Technology, Inc. Subchannel doping to reduce short-gate effects in field effect transistors
US4866005A (en) * 1987-10-26 1989-09-12 North Carolina State University Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide
US5411914A (en) 1988-02-19 1995-05-02 Massachusetts Institute Of Technology III-V based integrated circuits having low temperature growth buffer or passivation layers
EP0334006A1 (en) 1988-02-22 1989-09-27 Siemens Aktiengesellschaft Stacked channel heterojunction fet
US4946547A (en) * 1989-10-13 1990-08-07 Cree Research, Inc. Method of preparing silicon carbide surfaces for crystal growth
US5053348A (en) * 1989-12-01 1991-10-01 Hughes Aircraft Company Fabrication of self-aligned, t-gate hemt
US5210051A (en) * 1990-03-27 1993-05-11 Cree Research, Inc. High efficiency light emitting diodes from bipolar gallium nitride
US5172197A (en) * 1990-04-11 1992-12-15 Hughes Aircraft Company Hemt structure with passivated donor layer
US5200022A (en) * 1990-10-03 1993-04-06 Cree Research, Inc. Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon carbide thereon and resulting product
JP3108447B2 (en) 1991-03-08 2000-11-13 富士通株式会社 Semiconductor device and manufacturing method thereof
US5192987A (en) * 1991-05-17 1993-03-09 Apa Optics, Inc. High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions
JP3352712B2 (en) * 1991-12-18 2002-12-03 浩 天野 Gallium nitride based semiconductor device and method of manufacturing the same
DE69202554T2 (en) * 1991-12-25 1995-10-19 Nec Corp Tunnel transistor and its manufacturing process.
JPH05275463A (en) 1992-03-30 1993-10-22 Matsushita Electric Ind Co Ltd Semiconductor device
JPH05326561A (en) * 1992-05-22 1993-12-10 Nec Corp Manufacture of field effect transistor
JPH06267991A (en) * 1993-03-12 1994-09-22 Hitachi Ltd Semiconductor device and its manufacture
US5393993A (en) * 1993-12-13 1995-02-28 Cree Research, Inc. Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices
US5679152A (en) * 1994-01-27 1997-10-21 Advanced Technology Materials, Inc. Method of making a single crystals Ga*N article
US5686737A (en) * 1994-09-16 1997-11-11 Cree Research, Inc. Self-aligned field-effect transistor for high frequency applications
US5592501A (en) * 1994-09-20 1997-01-07 Cree Research, Inc. Low-strain laser structures with group III nitride active layers
US5523589A (en) * 1994-09-20 1996-06-04 Cree Research, Inc. Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
JP3157690B2 (en) * 1995-01-19 2001-04-16 沖電気工業株式会社 Method for manufacturing pn junction element
US5534462A (en) * 1995-02-24 1996-07-09 Motorola, Inc. Method for forming a plug and semiconductor device having the same
SE9501311D0 (en) * 1995-04-10 1995-04-10 Abb Research Ltd Method of producing a semiconductor device having a semiconductor layer of SiC
US6002148A (en) * 1995-06-30 1999-12-14 Motorola, Inc. Silicon carbide transistor and method
KR100195269B1 (en) * 1995-12-22 1999-06-15 윤종용 Manufacture method of liquid crystal display device
US5915164A (en) * 1995-12-28 1999-06-22 U.S. Philips Corporation Methods of making high voltage GaN-A1N based semiconductor devices
DE19600116C2 (en) * 1996-01-03 2001-03-15 Siemens Ag Double heterostructure HEMT
JPH1050982A (en) 1996-07-31 1998-02-20 Nippon Telegr & Teleph Corp <Ntt> Semiconductor device
US6936839B2 (en) * 1996-10-16 2005-08-30 The University Of Connecticut Monolithic integrated circuit including a waveguide and quantum well inversion channel devices and a method of fabricating same
US6533874B1 (en) * 1996-12-03 2003-03-18 Advanced Technology Materials, Inc. GaN-based devices using thick (Ga, Al, In)N base layers
US6677619B1 (en) * 1997-01-09 2004-01-13 Nichia Chemical Industries, Ltd. Nitride semiconductor device
US6448648B1 (en) * 1997-03-27 2002-09-10 The United States Of America As Represented By The Secretary Of The Navy Metalization of electronic semiconductor devices
JPH10335637A (en) * 1997-05-30 1998-12-18 Sony Corp Hetero-junction field effect transistor
US6201262B1 (en) * 1997-10-07 2001-03-13 Cree, Inc. Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure
JP3168968B2 (en) * 1997-12-22 2001-05-21 日本電気株式会社 Field effect transistor and manufacturing method thereof
JP3372470B2 (en) * 1998-01-20 2003-02-04 シャープ株式会社 Nitride III-V compound semiconductor device
US6608327B1 (en) * 1998-02-27 2003-08-19 North Carolina State University Gallium nitride semiconductor structure including laterally offset patterned layers
US6051849A (en) * 1998-02-27 2000-04-18 North Carolina State University Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer
US6150680A (en) * 1998-03-05 2000-11-21 Welch Allyn, Inc. Field effect semiconductor device having dipole barrier
JPH11261053A (en) 1998-03-09 1999-09-24 Furukawa Electric Co Ltd:The High electron mobility transistor
US6086673A (en) * 1998-04-02 2000-07-11 Massachusetts Institute Of Technology Process for producing high-quality III-V nitride substrates
US6316793B1 (en) * 1998-06-12 2001-11-13 Cree, Inc. Nitride based transistors on semi-insulating silicon carbide substrates
US6177688B1 (en) * 1998-11-24 2001-01-23 North Carolina State University Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates
US6255198B1 (en) * 1998-11-24 2001-07-03 North Carolina State University Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby
JP3209270B2 (en) * 1999-01-29 2001-09-17 日本電気株式会社 Heterojunction field effect transistor
US6582906B1 (en) * 1999-04-05 2003-06-24 Affymetrix, Inc. Proportional amplification of nucleic acids
US6518637B1 (en) * 1999-04-08 2003-02-11 Wayne State University Cubic (zinc-blende) aluminum nitride
US6218680B1 (en) * 1999-05-18 2001-04-17 Cree, Inc. Semi-insulating silicon carbide without vanadium domination
US6812053B1 (en) * 1999-10-14 2004-11-02 Cree, Inc. Single step pendeo- and lateral epitaxial overgrowth of Group III-nitride epitaxial layers with Group III-nitride buffer layer and resulting structures
US6521514B1 (en) * 1999-11-17 2003-02-18 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
US6639255B2 (en) * 1999-12-08 2003-10-28 Matsushita Electric Industrial Co., Ltd. GaN-based HFET having a surface-leakage reducing cap layer
JP4592938B2 (en) 1999-12-08 2010-12-08 パナソニック株式会社 Semiconductor device
US6380108B1 (en) * 1999-12-21 2002-04-30 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
JP3365380B2 (en) 1999-12-27 2003-01-08 日本電気株式会社 High frequency semiconductor device and manufacturing method thereof
JP3393602B2 (en) * 2000-01-13 2003-04-07 松下電器産業株式会社 Semiconductor device
US6586781B2 (en) 2000-02-04 2003-07-01 Cree Lighting Company Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same
US6403451B1 (en) * 2000-02-09 2002-06-11 Noerh Carolina State University Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts
JP4667556B2 (en) * 2000-02-18 2011-04-13 古河電気工業株式会社 Vertical GaN-based field effect transistor, bipolar transistor and vertical GaN-based field effect transistor manufacturing method
US6261929B1 (en) * 2000-02-24 2001-07-17 North Carolina State University Methods of forming a plurality of semiconductor layers using spaced trench arrays
US6475889B1 (en) * 2000-04-11 2002-11-05 Cree, Inc. Method of forming vias in silicon carbide and resulting devices and circuits
JP4809515B2 (en) 2000-04-19 2011-11-09 Okiセミコンダクタ株式会社 Field effect transistor and manufacturing method thereof
JP4022708B2 (en) 2000-06-29 2007-12-19 日本電気株式会社 Semiconductor device
US6515316B1 (en) * 2000-07-14 2003-02-04 Trw Inc. Partially relaxed channel HEMT device
DE10042947A1 (en) * 2000-08-31 2002-03-21 Osram Opto Semiconductors Gmbh Radiation-emitting semiconductor component based on GaN
US6548333B2 (en) * 2000-12-01 2003-04-15 Cree, Inc. Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment
JP3428962B2 (en) * 2000-12-19 2003-07-22 古河電気工業株式会社 GaN based high mobility transistor
US6593193B2 (en) * 2001-02-27 2003-07-15 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US6849882B2 (en) * 2001-05-11 2005-02-01 Cree Inc. Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer
US6706114B2 (en) * 2001-05-21 2004-03-16 Cree, Inc. Methods of fabricating silicon carbide crystals
US6646293B2 (en) * 2001-07-18 2003-11-11 Motorola, Inc. Structure for fabricating high electron mobility transistors utilizing the formation of complaint substrates
US7230284B2 (en) * 2001-07-24 2007-06-12 Cree, Inc. Insulating gate AlGaN/GaN HEMT
US7030428B2 (en) * 2001-12-03 2006-04-18 Cree, Inc. Strain balanced nitride heterojunction transistors
US7138291B2 (en) * 2003-01-30 2006-11-21 Cree, Inc. Methods of treating a silicon carbide substrate for improved epitaxial deposition and resulting structures and devices
JP3986887B2 (en) * 2002-05-17 2007-10-03 松下電器産業株式会社 Semiconductor device
US6982204B2 (en) 2002-07-16 2006-01-03 Cree, Inc. Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses
US6841001B2 (en) * 2002-07-19 2005-01-11 Cree, Inc. Strain compensated semiconductor structures and methods of fabricating strain compensated semiconductor structures
US6884704B2 (en) * 2002-08-05 2005-04-26 Hrl Laboratories, Llc Ohmic metal contact and channel protection in GaN devices using an encapsulation layer
US20040021152A1 (en) * 2002-08-05 2004-02-05 Chanh Nguyen Ga/A1GaN Heterostructure Field Effect Transistor with dielectric recessed gate
JP4748498B2 (en) * 2002-12-05 2011-08-17 古河電気工業株式会社 GaN-based semiconductor device with current breaker
JP4746825B2 (en) * 2003-05-15 2011-08-10 富士通株式会社 Compound semiconductor device
JP2004363563A (en) 2003-05-15 2004-12-24 Matsushita Electric Ind Co Ltd Semiconductor device
US7170095B2 (en) 2003-07-11 2007-01-30 Cree Inc. Semi-insulating GaN and method of making the same
US7009215B2 (en) * 2003-10-24 2006-03-07 General Electric Company Group III-nitride based resonant cavity light emitting devices fabricated on single crystal gallium nitride substrates

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5362678A (en) * 1990-06-05 1994-11-08 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing insulated via hole structure for semiconductor device
US6046464A (en) * 1995-03-29 2000-04-04 North Carolina State University Integrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well
US6476431B1 (en) * 1998-11-11 2002-11-05 Nec Corporation Field effect transistor with barrier layer to prevent avalanche breakdown current from reaching gate and method for manufacturing the same
US6396085B1 (en) * 2000-04-25 2002-05-28 The Furukawa Electric Co., Ltd GaN-type semiconductor vertical field effect transistor
US20020017648A1 (en) * 2000-06-29 2002-02-14 Kensuke Kasahara Semiconductor device
US20020125506A1 (en) * 2001-03-06 2002-09-12 Seikoh Yoshida Semiconductor device and GaN-based field effect transistor for use in the same
WO2004061923A1 (en) * 2002-12-27 2004-07-22 General Electric Company Gallium nitride crystal, homoepitaxial gallium-nitride-based devices and method for producing same
WO2004097941A1 (en) * 2003-05-02 2004-11-11 Koninklijke Philips Electronics N.V. Electronic device comprising a field-effect transistor for high-frequency applications
US20050001235A1 (en) * 2003-05-15 2005-01-06 Tomohiro Murata Semiconductor device

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8426892B2 (en) 2007-02-20 2013-04-23 Fujitsu Limited Compound semiconductor device and method of manufacturing the same
US8896022B2 (en) 2007-02-20 2014-11-25 Fujitsu Limited Method of manufacturing compound semiconductor device
JP2008205146A (en) * 2007-02-20 2008-09-04 Fujitsu Ltd Compound semiconductor device and its manufacturing method
US9054017B2 (en) 2007-03-09 2015-06-09 Cree, Inc. Thick nitride semiconductor structures with interlayer structures and methods of fabricating thick nitride semiconductor structures
JP2010521065A (en) * 2007-03-09 2010-06-17 クリー インコーポレイテッド Nitride semiconductor structure having intermediate layer structure and method for manufacturing nitride semiconductor structure having intermediate layer structure
JP2010533375A (en) * 2007-07-09 2010-10-21 フリースケール セミコンダクター インコーポレイテッド Heterostructure field effect transistor, integrated circuit including heterostructure field effect transistor, and method for manufacturing heterostructure field effect transistor
US8461626B2 (en) 2007-07-09 2013-06-11 Freescale Semiconductor, Inc. Hetero-structure field effect transistor, integrated circuit including a hetero-structure field effect transistor and method for manufacturing a hetero-structure field effect transistor
WO2009007943A1 (en) * 2007-07-09 2009-01-15 Freescale Semiconductor, Inc. Hetero-structure field effect transistor, integrated circuit including a hetero-structure field effect transistor and method for manufacturing a hetero-structure field effect transistor
US8178899B2 (en) 2008-01-24 2012-05-15 Kabushiki Kaisha Toshiba Semiconductor device and fabrication method of the semiconductor device
US8614460B2 (en) 2008-01-24 2013-12-24 Kabushiki Kaisha Toshiba Semiconductor device and fabrication method of the semiconductor device
JP2009176929A (en) * 2008-01-24 2009-08-06 Toshiba Corp Semiconductor device and manufacturing method thereof
US8563984B2 (en) 2009-07-10 2013-10-22 Sanken Electric Co., Ltd. Semiconductor device
WO2012127738A1 (en) * 2011-03-22 2012-09-27 住友電気工業株式会社 COMPOUND GaN SUBSTRATE AND METHOD FOR PRODUCING SAME, AND GROUP III NITRIDE SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING SAME
JP2012199398A (en) * 2011-03-22 2012-10-18 Sumitomo Electric Ind Ltd COMPOUND GaN SUBSTRATE, MANUFACTURING METHOD OF THE SAME, GROUP III NITRIDE SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
EP2701184A1 (en) * 2011-03-22 2014-02-26 Sumitomo Electric Industries, Ltd. COMPOUND GaN SUBSTRATE AND METHOD FOR PRODUCING SAME, AND GROUP III NITRIDE SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING SAME
EP2701184A4 (en) * 2011-03-22 2014-11-12 Sumitomo Electric Industries COMPOUND GaN SUBSTRATE AND METHOD FOR PRODUCING SAME, AND GROUP III NITRIDE SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING SAME

Also Published As

Publication number Publication date
US20130344687A1 (en) 2013-12-26
JP2008536332A (en) 2008-09-04
JP5465876B2 (en) 2014-04-09
EP1869710A2 (en) 2007-12-26
EP1869710B1 (en) 2020-08-05
US9224596B2 (en) 2015-12-29
WO2006110204A3 (en) 2007-03-29
TWI520331B (en) 2016-02-01
US20060226412A1 (en) 2006-10-12
TW200636999A (en) 2006-10-16
US8575651B2 (en) 2013-11-05

Similar Documents

Publication Publication Date Title
US9224596B2 (en) Methods of fabricating thick semi-insulating or insulating epitaxial gallium nitride layers
US7626217B2 (en) Composite substrates of conductive and insulating or semi-insulating group III-nitrides for group III-nitride devices
EP1817798B1 (en) Cap layers and/or passivation layers for nitride-based transistors, transistor structures and methods of fabricating same
US7709859B2 (en) Cap layers including aluminum nitride for nitride-based transistors
US7960756B2 (en) Transistors including supported gate electrodes
US9711633B2 (en) Methods of forming group III-nitride semiconductor devices including implanting ions directly into source and drain regions and annealing to activate the implanted ions
EP1779437B1 (en) Nitride-based transistors having laterally grown active region and methods of fabricating same
EP1522091B1 (en) Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses
CA2572244C (en) Methods of fabricating nitride-based transistors with a cap layer and a recessed gate
EP3311414B1 (en) Doped barrier layers in epitaxial group iii nitrides
EP1875515A1 (en) Binary group iii-nitride based high electron mobility transistors and methods of fabricating same
GB2460197A (en) Gallium nitride epitaxial crystal, method for production thereof and field effect transistor
WO2018034840A1 (en) Semiconductor material growth of a high resistivity nitride buffer layer using ion implantation
US20230053045A1 (en) Semiconductor structure and manufacturing method therefor

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2006720460

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 2008506448

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
NENP Non-entry into the national phase

Ref country code: RU