WO2006116249A2 - Device packages having a iii-nitride based power semiconductor device - Google Patents

Device packages having a iii-nitride based power semiconductor device Download PDF

Info

Publication number
WO2006116249A2
WO2006116249A2 PCT/US2006/015376 US2006015376W WO2006116249A2 WO 2006116249 A2 WO2006116249 A2 WO 2006116249A2 US 2006015376 W US2006015376 W US 2006015376W WO 2006116249 A2 WO2006116249 A2 WO 2006116249A2
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor device
power semiconductor
power
electrode
package
Prior art date
Application number
PCT/US2006/015376
Other languages
French (fr)
Other versions
WO2006116249A3 (en
Inventor
Mark Pavier
Norman Glyn Connah
Original Assignee
International Rectifier Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Rectifier Corporation filed Critical International Rectifier Corporation
Priority to PCT/US2006/015376 priority Critical patent/WO2006116249A2/en
Publication of WO2006116249A2 publication Critical patent/WO2006116249A2/en
Publication of WO2006116249A3 publication Critical patent/WO2006116249A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49527—Additional leads the additional leads being a multilayer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/15—Ceramic or glass substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49531—Additional leads the additional leads being a wiring board
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H01L23/49844—Geometry or layout for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/567—Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45015—Cross-sectional shape being circular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48744—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901—Structure
    • H01L2224/4903—Connectors having different sizes, e.g. different diameters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905—Shape
    • H01L2224/49051—Connectors having different shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73255—Bump and strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852—Applying energy for connecting
    • H01L2224/85201—Compression bonding
    • H01L2224/85205—Ultrasonic bonding
    • H01L2224/85207—Thermosonic bonding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492—Bases or plates or solder therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0102—Calcium [Ca]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01031—Gallium [Ga]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01051—Antimony [Sb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01052—Tellurium [Te]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01058—Cerium [Ce]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01083—Bismuth [Bi]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01084—Polonium [Po]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Definitions

  • This invention relates to semiconductor device packages and more specifically, relates to semiconductor device packages that include a m-nitride based power semiconductor device.
  • IE-nitride based power semiconductor devices such as Gallium Nitride (GaN) based devices, are desirable for power applications.
  • Example IH-nitride based devices include diodes, unidirectional switches, and bi-directional switches. These devices are lateral conductive devices with the power electrodes and control electrodes disposed along a top surface of the devices and with the bottom surface of the devices being electrically non-conductive.
  • Device 10 includes a drain electrode 22 and a source electrode 23, which are arranged as interdigitated portions. As shown, the device may include elongated runners 21 and 24 that extend along respective edges of the device. Runner 21 is connected to the interdigitated portions of drain electrode 22 and runner 24 is connected to the interdigitated portions of source electrode 23. Wire bonds maybe formed to the runners to interface with the electrodes.
  • the device also includes a gate l electrode 20 formed in a serpentine shape between drain electrode 22 and source electrode 23.
  • Device 30 may have a form as disclosed in U.S. Publication No. US 2005-0189561 (U.S. Pat. Application. No. 11/056,062), entitled "EI- Nitride Bidirectional Switch,” by Daniel M. Kinzer et al., and assigned to the assignee of the present application.
  • the contents of U.S. Publication No. US 2005-0189561 are hereby incorporated by reference as if fully set forth in its entirety herein.
  • Device 30 includes first and second power electrodes 25 and 26, which are arranged as interdigitated portions.
  • elongated runners 40 and 42 maybe provided, each of which is connected to respective portions of power electrode 25 or power electrode 26.
  • Device 30 also includes first and second gate electrodes 32 and 34, with portions of each electrode being disposed between the power electrodes.
  • Elongated runners 46 and 48 are provided, with runner 46 electrically connecting the portions of gate electrode 32 and runner 48 electrically connecting the portions of gate electrode 34.
  • the switch may conduct current in either a forward direction or a reverse direction. Accordingly, either power electrode may serve as the drain or source electrode.
  • the device may only include power electrodes.
  • a semiconductor device package includes a lead frame having a die pad and a plurality of terminal leads.
  • the device package also includes a substrate, such as a ceramic tile, having opposing top and bottom surfaces, with the bottom surface being disposed on a top surface of the die pad.
  • the device package further includes a El-nitride based power semiconductor device, such as a GaN-based device, disposed on the top surface of the substrate, which isolates the EI- nitride device from the die pad. Electrodes, such as the power electrodes, of the IE-nitride device may be electrically connected to the die pad, to one or more pads disposed on the top surface of the substrate, and/or to one or more terminal leads.
  • a protective housing may be formed over the El-nitride device, the substrate, and a portion of the lead frame.
  • the device package may conform to a TO package format, such as a TO-220 package format, although other package formats may be used.
  • a device package may also include a second semiconductor device, such as a silicon-based device, disposed on either the top surface of the die pad or the top surface of the substrate. Electrodes of the DI-nitride device and the second semiconductor device may be interconnected to form a circuit.
  • a device package includes a El-nitride bi-directional switching device and a silicon-based switching device, such as a MOSFET, and the two devices are interconnected to functionally operate as a single switch. The switch may act as a replacement switch for high voltage switches.
  • a first power electrode and a first gate electrode of the El-nitride device are electrically connected, hi addition, a second power electrode of the El-nitride device is electrically connected to a drain electrode of the MOSFET and a second gate electrode of the EL-nitride device is electrically connected to a source electrode of the MOSFET.
  • the gate electrode and the source electrode of the MOSFET act as the gate electrode and the source electrode of the formedhigh voltage switch
  • the first power electrode of the El-nitride device acts as the drain electrode of the high voltage switch.
  • Figure IA shows a top view of a El-nitride based unidirectional switching device of the prior art.
  • Figure IB shows a top view of a Et-nitride based bi-directional switching device of the prior art.
  • Figure 2 A shows a top view of a semiconductor device package according to an embodiment of the invention.
  • Figure 2B shows a cross sectional side view of the semiconductor device package of Figure 2 A as seen along line 1, according to an embodiment of the invention.
  • Figure 3 shows a schematic of a high voltage switch formed by the interconnected devices of the semiconductor device package of Figure 2 A, according to an embodiment of the invention.
  • Figure 4 shows a top view of a semiconductor device package according to another embodiment of the invention.
  • FIG. 2A and 2B there is shown a top view and a cross sectional side view of a semiconductor device package 200 according to an embodiment of the invention. Note that Figure 2B is seen along line 1 of Figure 2 A and is not drawn to scale.
  • Device package 200 includes a lead frame 210 having a header 212, a die pad 214 mechanically secured to header 212, and a plurality of terminal leads, such as leads 215, 216, 217, and 218. While device package 200 is shown as having four terminal leads, one skilled in the art will recognize that the package may include more than or fewer than four leads, depending on the configuration of the package, without deviating from the scope and spirit of the present invention.
  • Device package 200 also includes first semiconductor device 110.
  • Device 110 is a Ht-nitride based power semiconductor device, such as GaN-based device, although other semiconductor alloys may be used to construct device 110.
  • device package 200 also includes a second semiconductor device 120, which maybe a silicon-based power device, although other types of semiconductor devices, including Hi-nitride based devices, may be used.
  • a protective insulating housing 202 positioned over devices 110 and 120 and a portion of lead frame 210. Note that housing 202 is shown as "see through" in Figures 2 A and 2B.
  • device package 200 may conform to a TO-220 package format.
  • header 212 may include a mounting hole 213 to secure the package to a heat-sink.
  • terminal leads 215, 216, 217, and 218 may be parallel and co-planar with each other and may extend from package 200 along the same edge beyond the outer boundary of insulated housing 202, thereby allowing for external connection to devices 110 and 120.
  • the present invention is not limited to a TO-220 package fo ⁇ nat and may conform to other TO formats and more generally, may conform to other through hole package formats.
  • a semiconductor device package according to the present invention may conform to a surface mount package format.
  • devices 110 and 120 may be interconnected to form a circuit.
  • device 110 is a bi-directional switching device and device 120 is a vertical conductive switching device, such as a MOSFET, and the two devices are interconnected to operate as a single switch.
  • This switch may function as a replacement switch for high voltage switches, or in other words, switches that may operate from 600V to 1000V, for example.
  • Figure 3 shows a schematic diagram of interconnected devices 110 and 120, with dotted line/box 102 representing the high voltage switch formed by the two devices.
  • device 120 includes source electrode 124 and gate electrode 126 on a top surface thereof and drain electrode 122 on the bottom surface thereof.
  • drain electrode 122 is mounted to die pad 214 using a thermally and electrically conductive adhesive, such as solder or the like.
  • a terminal lead such as lead 218, may be integral with pad 214 and thereby electrically connected to drain electrode 122.
  • gate electrode 126 may be electrically connected through wire bond 241 to bond pad 215a of terminal lead 215 and source electrode 124 may be electrically connected through a plurality of wire bonds 242 to bond pad 216a of terminal lead 216.
  • Wire bonds 241 and 242 may be formed of gold or aluminum, for example.
  • this device is a Hl-iiitride bi-directional switching device and includes first and second power electrodes 112/114 and first and second gate electrodes 116/118 on a top surface thereof.
  • device package 200 also includes an insulating substrate 230 that operates to electrically isolate device 110 from die pad 214. More specifically, according to this embodiment of the invention, substrate 230 includes a conductive pad 232 disposed on the top surface thereof.
  • Device 110 is mounted to pad 232 using a thermally conductive adhesive, such as solder, and in particular, is mounted with its active area facing upward, thereby exposing electrodes 112-118 along the top surface of the device.
  • the bottom surface of substrate 230 is mounted to the top surface of die pad 214 using a' thermally conductive adhesive, m this way, substrate 230 electrically isolates device 110 from die pad 214.
  • Substrate 230 preferably has good thermal conductivity so that the heat generated by device 110 is transferred to lead frame 210.
  • substrate 230 is a ceramic substrate, such as an aluminum based ceramic like alumina. Nonetheless, one skilled in the art will recognize that other insulating substrates may be used.
  • pad 232 and substrate 230 may be an insulated metal substrate (IMS).
  • IMS insulated metal substrate
  • second power electrode 114 of device 110 may be electrically connected through a plurality of wire bonds 244 to die pad 214 and thereby to drain electrode 122 of device 120.
  • second gate electrode 118 may be electrically connected through wire bond 243 to source electrode 124 of device 120.
  • First power electrode 112 of device 110 may be electrically connected through a plurality of wire bonds 246 to bond pad 217a of terminal lead 217.
  • first gate electrode 116 of device 110 may also be electrically connected through wire bond 245 to bond pad 217a, thereby electrically connecting gate electrode 116 to power electrode 112.
  • device package 200 is not limited to the electrode-to-terminal lead assignments as shown in Figure 2A and other configurations maybe used without deviating from the scope and spirit of the invention.
  • device package 200 may include an additional terminal lead, and power electrode 116 of device 110 may also be connected to this additional lead through a plurality of wire bonds, thereby electrically connecting power electrode 116 to multiple terminal leads.
  • devices 110 and 120 are interconnected to functionally operate a single high voltage switch 102.
  • terminal lead 215 may act as the gate lead for switch 102
  • terminal lead 217 may act as the drain lead for switch 102
  • terminal lead 216 may act as the source lead for switch 102.
  • devices 110 and 120 of switch 102 also perform the body diode function.
  • device package 200 is not limited to the devices as described above and is not limited to a circuit configuration that operates as a high voltage switch as described above, and other devices and circuit configurations may be used without deviating from the scope and spirit of the invention.
  • device 120 may be lateral conductive silicon based device, may be a device other than a switch, such as a diode, and may be a Dl-nitride based device.
  • device 110 is not limited to a Hl-nitride bi-directional switch and may be a unidirectional switch or diode, for example.
  • this housing may be formed from any suitable material known in the art, such as plastic. As shown in Figures 2 A and 2B, this housing may extend over at least a portion of the top surface of lead frame 210, covering devices 110 and 120, substrate 230, and a portion of terminal leads 215-218. As shown in Figure 2B, the housing may not extend over the bottom surface of the lead frame, so that this surface may directly contact a heat sink. Alternatively, the housing may be over-molded such that the housing extends over at least a portion of the bottom surface of lead frame 210, thereby enabling electrical isolation. [0031] Referring now to Figure 4, there is shown a top view of a semiconductor device package 300 according to another embodiment of the invention.
  • Device package 300 is similar to device package 200 and includes a lead frame 210 having a header 212, a die pad 214, and a plurality of terminal leads, such as leads 215-220. While device package 300 is shown as having six terminal leads, one skilled in the art will recognize that the package may include more than or fewer than six leads, depending on the configuration of the package, without deviating from the scope and spirit of the present invention. One skilled in the art will also recognize that while device package 300 is shown as a TO-220 package format, the device package may conform to other package formats. [0032] Device package 300 also includes a substrate 230 mounted to the top surface of die pad 214 and includes first and second semiconductor devices 110 and 120.
  • substrate 230 now includes a plurality of pads, such as pads 311 -313 , on the top surface thereof and both devices 110 and 120 are mounted to the pads of the substrate.
  • pads 311 -313 are mounted to the pads of the substrate.
  • the number, shape, and/or configuration of substrate pads 311 -313 as shown in Figure 4 may vary, depending on the devices and the configuration of the devices of the package, without deviating from the scope and spirit of the invention.
  • devices 110 and 120 are a bidirectional switch and a silicon-based vertical conductive switch, respectively, as described above and the devices are interconnected to operate as a high voltage switch 102.
  • device package 300 may only include device
  • device 110 is mounted to substrate 230 in a flip-chip orientation such that electrodes 112-118 on the top surface of the device directly contact substrate pads 311-313.
  • device 110 is shown as see through, thereby showing the pads of substrate 230.
  • the electrodes 112-118 on the top surface of device 110 are configured as shown in Figure 2 A.
  • pads 311 -313 of substrate 230 are formed to extend within the foot-print of device 110. In this way, electrodes 112-118 of the device contact the pads when the device is mounted in the flip-chip orientation.
  • first and second power electrodes 112 and 114 of device 110 contact pads 313 and 311, respectively, and second gate electrode 118 contacts pad 312.
  • first gate electrode 116 also contacts pad 313 and as such, is electrically connected to first power electrode 112.
  • the pads that receive the power electrodes of device 110 e.g., pads 311 and 313) are preferably interdigitated in shape to conform to the interdigitated shape of the .power electrodes.
  • Electrodes 112-118 of device 110 maybe connected to pads 311-313 using an electrically conductive adhesive.
  • conductive balls may be bumped on device 110 to ready the device for flip-chip mounting.
  • the conductive balls may be formed of gold, copper, lead free solder, or any suitable conductive adhesive or combination of the above.
  • the bumps maybe formed of copper with a solderable finish.
  • pads 311 -313 of substrate 230 may be formed using thin copper of 1 oz. or less for example, in order to provide fine pitch pads. Fine pitch pads may be useful for enabling interconnection between the pads and the electrodes of IH- nitride device 110, which electrodes are typically of a small size.
  • drain electrode 122 (note shown in the Figure) of the device is mounted to substrate pad 311 using a thermally and electrically conductive adhesive, such as solder or the like, and is thereby electrically connected to second power electrode 114 of device 110.
  • source electrode 124 of device 120 may be electrically connected through wire bond 332 to substrate pad 312 and thereby to second gate electrode 118 of device 110.
  • gate electrode 126 of device 120 maybe electrically connected through wire bond 331 to bond pad 216a of terminal lead 216 and source electrode 124 of device 120 maybe electrically connected through a single large diameter wire bond 330 to bond pad 215a of terminal lead 215.
  • substrate pad 313 may be electrically connected through a single large diameter wire bond 333 to bond pad 220a of terminal lead 220.
  • Wire bonds 330-333 may be formed of gold or aluminum, for example.
  • device package 300 is not limited to the electrode-to-terminal lead assignments as shown in Figure 4 and other configurations may be used without deviating from the scope and spirit of the invention.
  • devices 110 and 120 are interconnected to functionally operate as a single high voltage switch 102.
  • terminal lead 216 may act as the gate lead for switch 102
  • terminal lead 220 may act as the drain lead for switch 102
  • terminal lead 215 may act as the source lead for switch 102.
  • the device rather than mounting device 110 to substrate 230 in a flip-chip orientation, the device maybe mounted with its active area facing upward.
  • the electrodes of device 110 may connected to the substrate pads, terminal leads, and/or electrodes of device 110 using wire bonds.

Abstract

A semiconductor device package includes a die pad, a substrate disposed on the die pad, and a III-nitride based semiconductor device disposed on the substrate. The device package may also include a second semiconductor device disposed on the die pad or the substrate, which device may be electrically connected to the III-nitride based device to form a circuit.

Description

DEVICE PACKAGES HAVING A III-NITRIDE BASED POWER SEMICONDUCTOR DEVICE
RELATED APPLICATIONS
[0001] This application is based on and claims priority to U.S. Provisional Application No. 60/674,616, filed on April 25, 2005, by Glyn Connah et al., entitled, "SEMICONDUCTOR PACKAGE," the contents of which are herein incorporated by reference.
BACKGROUND OF THE INVENTION Field of the Invention
[0001] This invention relates to semiconductor device packages and more specifically, relates to semiconductor device packages that include a m-nitride based power semiconductor device.
Description of the Art
[0002] IE-nitride based power semiconductor devices, such as Gallium Nitride (GaN) based devices, are desirable for power applications. Example IH-nitride based devices include diodes, unidirectional switches, and bi-directional switches. These devices are lateral conductive devices with the power electrodes and control electrodes disposed along a top surface of the devices and with the bottom surface of the devices being electrically non-conductive.
[0003] For example, referring to Figure IA there is shown a top view of a IE-nitride unidirectional switching device 10. Device 10 includes a drain electrode 22 and a source electrode 23, which are arranged as interdigitated portions. As shown, the device may include elongated runners 21 and 24 that extend along respective edges of the device. Runner 21 is connected to the interdigitated portions of drain electrode 22 and runner 24 is connected to the interdigitated portions of source electrode 23. Wire bonds maybe formed to the runners to interface with the electrodes. The device also includes a gate l electrode 20 formed in a serpentine shape between drain electrode 22 and source electrode 23.
[0004] Similarly, referring to Figure IB there is shown a top view of a El-nitride bidirectional switching device 30. Device 30 may have a form as disclosed in U.S. Publication No. US 2005-0189561 (U.S. Pat. Application. No. 11/056,062), entitled "EI- Nitride Bidirectional Switch," by Daniel M. Kinzer et al., and assigned to the assignee of the present application. The contents of U.S. Publication No. US 2005-0189561 are hereby incorporated by reference as if fully set forth in its entirety herein. [0005] Device 30 includes first and second power electrodes 25 and 26, which are arranged as interdigitated portions. Again, elongated runners 40 and 42 maybe provided, each of which is connected to respective portions of power electrode 25 or power electrode 26. Device 30 also includes first and second gate electrodes 32 and 34, with portions of each electrode being disposed between the power electrodes. Elongated runners 46 and 48 are provided, with runner 46 electrically connecting the portions of gate electrode 32 and runner 48 electrically connecting the portions of gate electrode 34. By controlling each gate electrode, the switch may conduct current in either a forward direction or a reverse direction. Accordingly, either power electrode may serve as the drain or source electrode.
[0006] Similarly, for a ID-nitride based diode, the device may only include power electrodes.
[0007] In general, it is desirable to provide semiconductor device packages for El-nitride based devices, including device packages that co-package IE-nitride based devices with other semiconductor devices, including silicon-based devices.
BRIEF SUMMARY OF THE INVENTION
[0008] According to an embodiment of the invention, a semiconductor device package includes a lead frame having a die pad and a plurality of terminal leads. The device package also includes a substrate, such as a ceramic tile, having opposing top and bottom surfaces, with the bottom surface being disposed on a top surface of the die pad. The device package further includes a El-nitride based power semiconductor device, such as a GaN-based device, disposed on the top surface of the substrate, which isolates the EI- nitride device from the die pad. Electrodes, such as the power electrodes, of the IE-nitride device may be electrically connected to the die pad, to one or more pads disposed on the top surface of the substrate, and/or to one or more terminal leads. A protective housing may be formed over the El-nitride device, the substrate, and a portion of the lead frame. According to an embodiment of the invention, the device package may conform to a TO package format, such as a TO-220 package format, although other package formats may be used.
[0009] According to an embodiment of the invention, a device package may also include a second semiconductor device, such as a silicon-based device, disposed on either the top surface of the die pad or the top surface of the substrate. Electrodes of the DI-nitride device and the second semiconductor device may be interconnected to form a circuit. [0010] According to a preferred embodiment of the invention, a device package includes a El-nitride bi-directional switching device and a silicon-based switching device, such as a MOSFET, and the two devices are interconnected to functionally operate as a single switch. The switch may act as a replacement switch for high voltage switches. Specifically, according to an embodiment of the invention a first power electrode and a first gate electrode of the El-nitride device are electrically connected, hi addition, a second power electrode of the El-nitride device is electrically connected to a drain electrode of the MOSFET and a second gate electrode of the EL-nitride device is electrically connected to a source electrode of the MOSFET. In this configuration, the gate electrode and the source electrode of the MOSFET act as the gate electrode and the source electrode of the formedhigh voltage switch, and the first power electrode of the El-nitride device acts as the drain electrode of the high voltage switch. [0011] Other features and advantages of the present invention will become apparent from the following description of the invention, which refers to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
[0012] Figure IA shows a top view of a El-nitride based unidirectional switching device of the prior art.
[0013] Figure IB shows a top view of a Et-nitride based bi-directional switching device of the prior art. [0014] Figure 2 A shows a top view of a semiconductor device package according to an embodiment of the invention.
[0015] Figure 2B shows a cross sectional side view of the semiconductor device package of Figure 2 A as seen along line 1, according to an embodiment of the invention.
[0016] Figure 3 shows a schematic of a high voltage switch formed by the interconnected devices of the semiconductor device package of Figure 2 A, according to an embodiment of the invention.
[0017] Figure 4 shows a top view of a semiconductor device package according to another embodiment of the invention.
DETAIL DESCRIPTION OF THE INVENTION
[0018] Referring to Figures 2A and 2B, there is shown a top view and a cross sectional side view of a semiconductor device package 200 according to an embodiment of the invention. Note that Figure 2B is seen along line 1 of Figure 2 A and is not drawn to scale. Device package 200 includes a lead frame 210 having a header 212, a die pad 214 mechanically secured to header 212, and a plurality of terminal leads, such as leads 215, 216, 217, and 218. While device package 200 is shown as having four terminal leads, one skilled in the art will recognize that the package may include more than or fewer than four leads, depending on the configuration of the package, without deviating from the scope and spirit of the present invention.
[0019] Device package 200 also includes first semiconductor device 110. Device 110 is a Ht-nitride based power semiconductor device, such as GaN-based device, although other semiconductor alloys may be used to construct device 110. According to a preferred embodiment of the invention, device package 200 also includes a second semiconductor device 120, which maybe a silicon-based power device, although other types of semiconductor devices, including Hi-nitride based devices, may be used. One skilled in the art will recognize that while device package 200 includes a second semiconductor device, the package may only include device 110 without deviating from the scope and spirit of the invention. [0020] Device package 200 also includes a protective insulating housing 202 positioned over devices 110 and 120 and a portion of lead frame 210. Note that housing 202 is shown as "see through" in Figures 2 A and 2B.
[0021] According to an embodiment of the invention and as shown in Figure 2A, device package 200 may conform to a TO-220 package format. Accordingly, header 212 may include a mounting hole 213 to secure the package to a heat-sink. Similarly, terminal leads 215, 216, 217, and 218 may be parallel and co-planar with each other and may extend from package 200 along the same edge beyond the outer boundary of insulated housing 202, thereby allowing for external connection to devices 110 and 120. Nonetheless, one skilled in the art will recognize that the present invention is not limited to a TO-220 package foπnat and may conform to other TO formats and more generally, may conform to other through hole package formats. Similarly, a semiconductor device package according to the present invention may conform to a surface mount package format.
[0022] Referring to devices 110 and 120, according to an embodiment of the invention these devices may be interconnected to form a circuit. According to a preferred embodiment of the invention device 110 is a bi-directional switching device and device 120 is a vertical conductive switching device, such as a MOSFET, and the two devices are interconnected to operate as a single switch. This switch may function as a replacement switch for high voltage switches, or in other words, switches that may operate from 600V to 1000V, for example. Figure 3 shows a schematic diagram of interconnected devices 110 and 120, with dotted line/box 102 representing the high voltage switch formed by the two devices.
[0023] More specifically, referring to Figures 2A, 2B, and 3, device 120 includes source electrode 124 and gate electrode 126 on a top surface thereof and drain electrode 122 on the bottom surface thereof. According to this embodiment of the invention, drain electrode 122 is mounted to die pad 214 using a thermally and electrically conductive adhesive, such as solder or the like. As shown in Figure 2A, a terminal lead, such as lead 218, may be integral with pad 214 and thereby electrically connected to drain electrode 122. As further shown in the Figures, gate electrode 126 may be electrically connected through wire bond 241 to bond pad 215a of terminal lead 215 and source electrode 124 may be electrically connected through a plurality of wire bonds 242 to bond pad 216a of terminal lead 216. Alternatively, a single large diameter wire bond may be used to connect source electrode 124 to terminal lead 216. Wire bonds 241 and 242 may be formed of gold or aluminum, for example.
[0024] Referring to device HO4 as indicated, this device is a Hl-iiitride bi-directional switching device and includes first and second power electrodes 112/114 and first and second gate electrodes 116/118 on a top surface thereof. According to an embodiment of the invention and as shown in Figures 2A and 2B, device package 200 also includes an insulating substrate 230 that operates to electrically isolate device 110 from die pad 214. More specifically, according to this embodiment of the invention, substrate 230 includes a conductive pad 232 disposed on the top surface thereof. Device 110 is mounted to pad 232 using a thermally conductive adhesive, such as solder, and in particular, is mounted with its active area facing upward, thereby exposing electrodes 112-118 along the top surface of the device. In turn,' the bottom surface of substrate 230 is mounted to the top surface of die pad 214 using a' thermally conductive adhesive, m this way, substrate 230 electrically isolates device 110 from die pad 214.
[0025] Substrate 230 preferably has good thermal conductivity so that the heat generated by device 110 is transferred to lead frame 210. According to a preferred embodiment of the invention, substrate 230 is a ceramic substrate, such as an aluminum based ceramic like alumina. Nonetheless, one skilled in the art will recognize that other insulating substrates may be used. For example, pad 232 and substrate 230 may be an insulated metal substrate (IMS).
[0026] As shown in Figures 2A and 3, according to this embodiment of the invention second power electrode 114 of device 110 may be electrically connected through a plurality of wire bonds 244 to die pad 214 and thereby to drain electrode 122 of device 120. Similarly, second gate electrode 118 may be electrically connected through wire bond 243 to source electrode 124 of device 120. First power electrode 112 of device 110 may be electrically connected through a plurality of wire bonds 246 to bond pad 217a of terminal lead 217. Similarly, first gate electrode 116 of device 110 may also be electrically connected through wire bond 245 to bond pad 217a, thereby electrically connecting gate electrode 116 to power electrode 112. [0027] One skilled in the art will recognize that device package 200 is not limited to the electrode-to-terminal lead assignments as shown in Figure 2A and other configurations maybe used without deviating from the scope and spirit of the invention. For example, device package 200 may include an additional terminal lead, and power electrode 116 of device 110 may also be connected to this additional lead through a plurality of wire bonds, thereby electrically connecting power electrode 116 to multiple terminal leads. [0028] As indicated above, according to this embodiment of the invention devices 110 and 120 are interconnected to functionally operate a single high voltage switch 102. In particular, terminal lead 215 may act as the gate lead for switch 102, terminal lead 217 may act as the drain lead for switch 102, and terminal lead 216 may act as the source lead for switch 102. Notably, devices 110 and 120 of switch 102 also perform the body diode function.
[0029] One skilled in the art will recognize that device package 200 is not limited to the devices as described above and is not limited to a circuit configuration that operates as a high voltage switch as described above, and other devices and circuit configurations may be used without deviating from the scope and spirit of the invention. For example, device 120 may be lateral conductive silicon based device, may be a device other than a switch, such as a diode, and may be a Dl-nitride based device. Similarly, device 110 is not limited to a Hl-nitride bi-directional switch and may be a unidirectional switch or diode, for example.
[0030] Referring now to protective insulating housing 202, this housing may be formed from any suitable material known in the art, such as plastic. As shown in Figures 2 A and 2B, this housing may extend over at least a portion of the top surface of lead frame 210, covering devices 110 and 120, substrate 230, and a portion of terminal leads 215-218. As shown in Figure 2B, the housing may not extend over the bottom surface of the lead frame, so that this surface may directly contact a heat sink. Alternatively, the housing may be over-molded such that the housing extends over at least a portion of the bottom surface of lead frame 210, thereby enabling electrical isolation. [0031] Referring now to Figure 4, there is shown a top view of a semiconductor device package 300 according to another embodiment of the invention. Device package 300 is similar to device package 200 and includes a lead frame 210 having a header 212, a die pad 214, and a plurality of terminal leads, such as leads 215-220. While device package 300 is shown as having six terminal leads, one skilled in the art will recognize that the package may include more than or fewer than six leads, depending on the configuration of the package, without deviating from the scope and spirit of the present invention. One skilled in the art will also recognize that while device package 300 is shown as a TO-220 package format, the device package may conform to other package formats. [0032] Device package 300 also includes a substrate 230 mounted to the top surface of die pad 214 and includes first and second semiconductor devices 110 and 120. According to this embodiment of the invention, however, substrate 230 now includes a plurality of pads, such as pads 311 -313 , on the top surface thereof and both devices 110 and 120 are mounted to the pads of the substrate. One skilled in the art will recognize that the number, shape, and/or configuration of substrate pads 311 -313 as shown in Figure 4 may vary, depending on the devices and the configuration of the devices of the package, without deviating from the scope and spirit of the invention.
[0033] According to this embodiment of the invention, devices 110 and 120 are a bidirectional switch and a silicon-based vertical conductive switch, respectively, as described above and the devices are interconnected to operate as a high voltage switch 102. One skilled in the art will recognize, however, that other devices and other circuit configurations are possible without deviating from the scope and spirit of the invention. One skilled in the art will also recognize that device package 300 may only include device
110 without deviating from the scope and spirit of the invention.
I [0034] As shown in Figure 4, according to this embodiment of the invention device 110 is mounted to substrate 230 in a flip-chip orientation such that electrodes 112-118 on the top surface of the device directly contact substrate pads 311-313. Note that device 110 is shown as see through, thereby showing the pads of substrate 230. Note also that the electrodes 112-118 on the top surface of device 110 are configured as shown in Figure 2 A. As shown in Figure 4, pads 311 -313 of substrate 230 are formed to extend within the foot-print of device 110. In this way, electrodes 112-118 of the device contact the pads when the device is mounted in the flip-chip orientation. According to this embodiment of the invention, first and second power electrodes 112 and 114 of device 110 contact pads 313 and 311, respectively, and second gate electrode 118 contacts pad 312. In addition, first gate electrode 116 also contacts pad 313 and as such, is electrically connected to first power electrode 112. As shown in Figure 4, the pads that receive the power electrodes of device 110 (e.g., pads 311 and 313) are preferably interdigitated in shape to conform to the interdigitated shape of the .power electrodes.
[0035] Electrodes 112-118 of device 110 maybe connected to pads 311-313 using an electrically conductive adhesive. As an example, conductive balls may be bumped on device 110 to ready the device for flip-chip mounting. The conductive balls may be formed of gold, copper, lead free solder, or any suitable conductive adhesive or combination of the above. For example, the bumps maybe formed of copper with a solderable finish. Note that pads 311 -313 of substrate 230 may be formed using thin copper of 1 oz. or less for example, in order to provide fine pitch pads. Fine pitch pads may be useful for enabling interconnection between the pads and the electrodes of IH- nitride device 110, which electrodes are typically of a small size. [0036] Turning to device 120, according to this embodiment of the invention drain electrode 122 (note shown in the Figure) of the device is mounted to substrate pad 311 using a thermally and electrically conductive adhesive, such as solder or the like, and is thereby electrically connected to second power electrode 114 of device 110. Similarly, source electrode 124 of device 120 may be electrically connected through wire bond 332 to substrate pad 312 and thereby to second gate electrode 118 of device 110. [0037] As further shown in Figure 4, gate electrode 126 of device 120 maybe electrically connected through wire bond 331 to bond pad 216a of terminal lead 216 and source electrode 124 of device 120 maybe electrically connected through a single large diameter wire bond 330 to bond pad 215a of terminal lead 215. Similarly, substrate pad 313 may be electrically connected through a single large diameter wire bond 333 to bond pad 220a of terminal lead 220. Note that rather than using a single large diameter wire bond to connect source electrode 124 to terminal lead 215 and to connect substrate pad 313 to terminal lead 220, a plurality ofwire bonds may be used. Wire bonds 330-333 may be formed of gold or aluminum, for example. One skilled in the art will recognize that device package 300 is not limited to the electrode-to-terminal lead assignments as shown in Figure 4 and other configurations may be used without deviating from the scope and spirit of the invention. [0038] As indicated above, according to this embodiment of the invention devices 110 and 120 are interconnected to functionally operate as a single high voltage switch 102. Here, terminal lead 216 may act as the gate lead for switch 102, terminal lead 220 may act as the drain lead for switch 102, and terminal lead 215 may act as the source lead for switch 102.
[0039] According to another embodiment of the invention, rather than mounting device 110 to substrate 230 in a flip-chip orientation, the device maybe mounted with its active area facing upward. In this configuration, the electrodes of device 110 may connected to the substrate pads, terminal leads, and/or electrodes of device 110 using wire bonds. [0040] Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention be limited not by the specific disclosure herein, but only by the appended claims.

Claims

WHAT IS CLAIMED IS;
1. A semiconductor device package comprising: a first power semiconductor device and a second power semiconductor device, wherein electrodes of said first and second power semiconductor devices are interconnected to form a circuit, and wherein said first power semiconductor device is a IH-nitride based semiconductor device; a lead frame including a'die pad; a substrate having a first major surface and a second major surface, said second major surface of said substrate being disposed on said die pad and said first power semiconductor device being disposed on said first major surface of said substrate; and a protective housing enclosing at least said first and second power semiconductor devices, said substrate, and at least a portion of said die pad.
2. The semiconductor device package of claim 1, wherein said first power semiconductor device is a GaN-based device.
3. The semiconductor device package of claim 1, wherein said second power semiconductor device is a silicon-based device.
4. The semiconductor device package of claim 1, wherein said substrate is a ceramic tile.
5. The semiconductor device package of claim 1, further comprising at least first and second terminal leads, wherein said first terminal lead is electrically connected to at least one electrode of said first power semiconductor device and wherein said second terminal lead is electrically connected to at least one electrode of said second power semiconductor device.
6. The semiconductor device package of claim 5, wherein said package conforms to a TO package format.
7. The semiconductor device package of claim 1, wherein said second power semiconductor device is disposed on said die pad.
8. The semiconductor device package of claim 1, wherein said second power semiconductor device is disposed on said first major surface of said substrate.
9. The semiconductor device package of claim 1, wherein said first and second power semiconductor devices are switching devices interconnected to operate as a high voltage switch, with a gate electrode of said second power semiconductor device being a gate electrode of said high voltage switch, a source electrode of said second power semiconductor device being a source electrode of said high voltage switch, and a power electrode of said first power semiconductor device being a drain electrode of said high voltage switch.
10. The semiconductor device package of claim 1, wherein said first power semiconductor device is a bi-directional switch with first and second power electrodes and first and second gate electrodes; and wherein said second power semiconductor device is a unidirectional switch with a gate electrode, a source electrode, and a drain electrode.
11. The semiconductor device package of claim 10, wherein said first gate electrode and said first power electrode of said first power semiconductor device are electrically connected; wherein said second power electrode of said first power semiconductor device is electrically connected to said drain electrode of said second power semiconductor device; and wherein said second gaje electrode of said first power semiconductor device is electrically connected to said source electrode of said second power semiconductor device.
12. The semiconductor device package of claim 11, further comprising at least three terminal leads, wherein said first power electrode of said first power semiconductor device is electrically connected to said first terminal lead, wherein said gate electrode of said second power semiconductor device is electrically connected to said second terminal lead, and wherein said source electrode of said second power semiconductor device is electrically connected to said third terminal lead.
13. The semiconductor device package of claim 1, wherein a power electrode of said first power semiconductor device and a power electrode of said second power semiconductor device are each electrically connected to said die pad.
14. The semiconductor device package of claim 1, wherein said substrate includes a conductive pad disposed on said first major surface thereof, and wherein a power electrode of said first power semiconductor device and a power electrode of said second power semiconductor device are each electrically connected to said conductive pad of said substrate.
15. A semiconductor device package comprising: a lead frame including a die pad; a substrate having a first major surface and a second major surface, said second major surface of said substrate being disposed on said die pad; a El-nitride based power semiconductor device disposed on said first major surface of said substrate; and a protective housing enclosing at least said IH-nitride based power semiconductor device, said substrate, and at least a portion of said die pad.
16. The semiconductor device package of claim 15, wherein said substrate includes a conductive pad disposed on said first major surface thereof, and wherein a power electrode of said Hi-nitride based power semiconductor device is electrically connected to said conductive pad of said substrate.
17. The semiconductor device package of claim 15, wherein a power electrode of said IH-nitride based power semiconductor device is electrically connected to said die pad.
18. The semiconductor device package of claim 15, further comprising a second power semiconductor device disposed on said first major surface of said substrate.
19. The semiconductor device package of claim 15, further comprising a second power semiconductor device disposed on said die pad.
20. The semiconductor device package of claim 15, further comprising a second power semiconductor device, wherein electrodes of said Dl-nitride based power semiconductor device and said second power semiconductor device are interconnected such that said IH-nitride based power semiconductor device and said second power semiconductor device operate as a high voltage switch.
PCT/US2006/015376 2005-04-25 2006-04-25 Device packages having a iii-nitride based power semiconductor device WO2006116249A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/US2006/015376 WO2006116249A2 (en) 2005-04-25 2006-04-25 Device packages having a iii-nitride based power semiconductor device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US67461605P 2005-04-25 2005-04-25
US60/674,616 2005-04-25
PCT/US2006/015376 WO2006116249A2 (en) 2005-04-25 2006-04-25 Device packages having a iii-nitride based power semiconductor device

Publications (2)

Publication Number Publication Date
WO2006116249A2 true WO2006116249A2 (en) 2006-11-02
WO2006116249A3 WO2006116249A3 (en) 2007-10-18

Family

ID=63570901

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/015376 WO2006116249A2 (en) 2005-04-25 2006-04-25 Device packages having a iii-nitride based power semiconductor device

Country Status (1)

Country Link
WO (1) WO2006116249A2 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6162488A (en) * 1996-05-14 2000-12-19 Boston University Method for closed loop control of chemical vapor deposition process
US6255722B1 (en) * 1998-06-11 2001-07-03 International Rectifier Corp. High current capacity semiconductor device housing
US6380569B1 (en) * 1999-08-10 2002-04-30 Rockwell Science Center, Llc High power unipolar FET switch
US6597063B1 (en) * 1997-12-08 2003-07-22 Kabushiki Kaisha Toshiba Package for semiconductor power device and method for assembling the same
US20050012541A1 (en) * 2000-02-08 2005-01-20 The Furukawa Electric Co., Ltd. Apparatus and circuit for power supply, and apparatus for controlling large current load

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6162488A (en) * 1996-05-14 2000-12-19 Boston University Method for closed loop control of chemical vapor deposition process
US6597063B1 (en) * 1997-12-08 2003-07-22 Kabushiki Kaisha Toshiba Package for semiconductor power device and method for assembling the same
US6255722B1 (en) * 1998-06-11 2001-07-03 International Rectifier Corp. High current capacity semiconductor device housing
US6380569B1 (en) * 1999-08-10 2002-04-30 Rockwell Science Center, Llc High power unipolar FET switch
US20050012541A1 (en) * 2000-02-08 2005-01-20 The Furukawa Electric Co., Ltd. Apparatus and circuit for power supply, and apparatus for controlling large current load

Also Published As

Publication number Publication date
WO2006116249A3 (en) 2007-10-18

Similar Documents

Publication Publication Date Title
US7547964B2 (en) Device packages having a III-nitride based power semiconductor device
JP5558714B2 (en) Semiconductor package
US7227198B2 (en) Half-bridge package
US7375424B2 (en) Wirebonded device packages for semiconductor devices having elongated electrodes
JP5001637B2 (en) Package for high power density devices
US7149088B2 (en) Half-bridge power module with insert molded heatsinks
TWI459536B (en) Multi-die package
US11011445B2 (en) Semiconductor package device
US8198712B2 (en) Hermetically sealed semiconductor device module
US9468087B1 (en) Power module with improved cooling and method for making
CN102439713B (en) Bumped, self-isolated GaN transistor chip with electrically isolated back surface
WO2005024941A1 (en) Semiconductor device
EP2889902B1 (en) Electric power semiconductor device
US20060055011A1 (en) Robust power semiconductor package
US20060043550A1 (en) Hermetic semiconductor package
US8536701B2 (en) Electronic device packaging structure
US20140312477A1 (en) Lead And Lead Frame For Power Package
US7298034B2 (en) Multi-chip semiconductor connector assemblies
EP3410481A1 (en) Power semiconductor chip module
EP3297022B1 (en) Top side cooling for gan power device
US20040041230A1 (en) Semiconductor package for series-connected diodes
CN107611111B (en) Semiconductor module and power conversion device
EP2309538A2 (en) Package for semiconductor devices
WO2006116249A2 (en) Device packages having a iii-nitride based power semiconductor device
US9362221B2 (en) Surface mountable power components

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

NENP Non-entry into the national phase

Ref country code: RU

122 Ep: pct application non-entry in european phase

Ref document number: 06751179

Country of ref document: EP

Kind code of ref document: A2