WO2007078496A2 - Configurable on-die termination - Google Patents
Configurable on-die termination Download PDFInfo
- Publication number
- WO2007078496A2 WO2007078496A2 PCT/US2006/045966 US2006045966W WO2007078496A2 WO 2007078496 A2 WO2007078496 A2 WO 2007078496A2 US 2006045966 W US2006045966 W US 2006045966W WO 2007078496 A2 WO2007078496 A2 WO 2007078496A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switch
- termination
- node
- coupled
- die
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0005—Modifications of input or output impedance
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B1/0458—Arrangements for matching and coupling between power amplifier and antenna or between amplifying stages
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0278—Arrangements for impedance matching
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0298—Arrangement for terminating transmission lines
Definitions
- the subject matter presented herein relates generally to the field of communications, and more particularly to high speed electronic signaling within and between integrated circuit devices.
- High-speed data communication integrated circuit (IC) dies are known to include both drivers and receivers.
- the driver of one such IC connects to the receiver of another via one or more signal transmission lines.
- Both the driver and receiver circuits include termination elements that attempt to match the characteristic impedance of the transmission line to the output impedance of the driver and input impedance of the receiver, as impedance mismatches degrade signal quality and consequently reduce communication speed and reliability.
- Some conventional communication systems employ control systems that calibrate the impedance of on-die termination (ODT) elements for improved impedance matching. These systems work well in many applications. Still, high-speed data communication circuits often must achieve ever-greater performance levels, at competitive prices, to satisfy customer demand.
- Figure 1 depicts an integrated-circuit die 100 that includes configurable on-die termination in accordance with one embodiment.
- Figure 2 depicts a communication system 200 that employs configurable on-die te ⁇ nination in accordance with another embodiment.
- Figure 3 depicts an IC die 300 in accordance with another embodiment.
- Figure 4 depicts a communication system 400 that employs configurable ODT circuitry in accordance with another embodiment.
- Figure 5 depicts a communication system 500 in accordance with yet another embodiment.
- Figure 6 depicts a configurable RC circuit 600 that can be used in place of the third termination leg of die 510 of Figure 5, which extends between node 535 and ground.
- Figure 1 depicts an integrated-circuit (IC) die 100 in accordance with one embodiment.
- Die 100 includes a pseudo-differential receiver 105 that compares an input signal RXi, received via a pad 110, with a reference voltage Vref on a like-named voltage terminal or node to produce an output signal RXo.
- Die 100 also includes programmable on-die termination (ODT) circuitry 115 that can be programmed to provide either of two common termination topologies for high-speed communications: the so-called “rail-to-rail” topologies and the so- called "half-supply” topology. The choice of termination topology is then left to the discretion of the user of IC die 100.
- An external signal or internal memory 120 can deliver a signal S/P to temporarily or permanently select one of the two configurations.
- ODT circuitry 115 includes two termination legs extending from the communication port between pad 110 and receiver 105.
- the upper termination leg includes a first termination impedance 125 and a first termination switch 130.
- Switch 130 includes three switch nodes, two of which are connected to supply voltage Vodt and reference voltage Vref, respectively.
- the third switch node is coupled to the communication port via termination impedance 125.
- the lower termination leg includes a second termination impedance 135 and a second termination switch 140 similar to switch 130.
- Two switch nodes of switch 140 are connected to ground and reference voltage Vref, respectively, while the third is coupled to the communication port via termination impedance 135.
- Both switches 130 and 140 are two position switches responsive to signal S/P from memory 120 to selectively couple one of the first and second switch nodes to the third switch node.
- the communication channel is coupled to each of two opposite supply voltages via a pair of te ⁇ nination impedances.
- switches 130 and 140 are switched to supply nodes Vodt and ground, respectively, hi that case, the input terminal to receiver 105 is coupled to Vodt and ground via respective impedances 125 and 135.
- Termination voltage Vodt on the like-named supply node is supply voltage Vdd in some embodiments, but may be a different fixed voltage or a variable voltage in other embodiments.
- the communication channel is coupled to a reference voltage between the two supply voltages.
- switches 130 and 140 are both switched to voltage Vref, in which case the input terminal to receiver 105 is coupled to the reference voltage terminal Vref via parallel impedances 125 and 135.
- IC die 100 optionally includes a coupling switch 145 between pad 110 and the input terminal of receiver 105.
- An external or internal signal such as from memory 120, can deliver a signal AC/DC to temporarily or permanently open or close switch 145.
- switch 145 When switch 145 is closed, receiver 105 is DC coupled to pad 110: when open, receiver 105 is AC coupled to pad 110 via a capacitor 150.
- Impedances 125 and 135 maybe adjustable and capable of calibration. Suitable calibration methods and circuits are detailed in U.S. Patent No. 6,924,660 entitled “Calibration Methods and Circuits for Optimized On-Die Termination,” which is incorporated herein.
- Switches 130, 140, and 150 can be fashioned of transistors, as is well understood by those of skill in the art. Capacitor 150 may also be adjustable using methods and circuits detailed below in connection with Figure 6.
- FIG. 2 depicts a communication system 200 in accordance with another embodiment.
- System 200 has features in common with IC die 100 of Figure 1, like-numbered elements being the same or similar.
- System 200 includes ODT circuitry that can selectively introduce filter elements that may be useful for low power configurations. Further, the selection can be accomplished dynamically in some embodiments, which allows system 200 to select appropriate ODT characteristics for high and low- frequency communication. This flexibility is useful for example in systems that support both a low-frequency, power-saving mode and a high- frequency, high-performance mode.
- System 200 includes a transmitter IC die 205 coupled to a receiver IC die 210 via a single-ended communication port made up of pads 215, a channel 220, and related conductors on dies 205 and 210.
- Die 205 includes a transmitter 225 and a pair of termination legs 230. Legs 230 may be the same or similar to the termination legs detailed in connection with the receiver dies 100 and 210 of Figures 1 and 2.
- Transmitter 225 conveys a signal TX to receiver 105 on die 210 via pad 215 and the other elements of the associated communication port.
- IC die 210 includes ODT circuitry 235 that can select either a filtered or unf ⁇ ltered a half- supply termination topology.
- ODT circuitry 235 includes two termination legs extending from the communication port between pad 215 and receiver 105 of die 210.
- the upper termination leg includes a first termination impedance 245 and a first termination switch 250.
- Switch 250 includes three switch nodes, two of which are connected to supply voltage reference voltage Vref, one directly and the other via a filter capacitor 255.
- the third switch node is coupled to the communication port via te ⁇ nination impedance 245.
- the lower termination leg is substantially the same. The switches of the upper and lower termination legs are responsive to signal L/H from termination select logic 240.
- FIG. 3 depicts an IC die 300 in accordance with another embodiment.
- Die 300 includes a receiver 305 that compares an input signal RXi with a reference voltage Vref on a like-named voltage node to produce an output signal RXo.
- Die 300 also includes programmable ODT circuitry 310 that can be programmed to provide filtered or unfiltered rail-to-rail or a half- supply termination topologies, and thus combines the functionality of the embodiments of Figures 1 and 2.
- ODT circuitry 310 includes two termination legs. Each leg includes switches 315 and 320, a filter capacitor 325, and a termination impedance 330. Switches 315 and 320 support four modes as follows:
- Switches 320 are closed and switches 315 of the upper and lower termination legs select nodes Vodt and Ground, respectively.
- Switches 320 are open and switches 315 of the upper and lower termination legs select nodes Vodt and Ground, respectively.
- Switches 320 are closed and switches 315 both select node Vref.
- Switches 320 are open and switches 315 both select node Vref.
- FIG. 4 depicts a communication system 400 that employs configurable ODT circuitry in accordance with another embodiment.
- the configurable ODT circuitry allows a transmitter die 405 to select between two or more te ⁇ nination voltages when transmitting data to a receiver die 410 over a differential communication channel 415.
- the resulting output common- mode voltage can thus be tailored to the needs of a receiver on die 410. If, for example, multiple receivers timeshare a common bus but require or benefit from different receive termination voltages, then the associated transmitter or transmitters can use the termination voltage best suited for the receiver with which they are communicating.
- a communication channel may also support different operational modes that require or benefit from different termination voltages.
- a transmitter might, for example, support a loop-back communication mode for self test or initialization that employs a first termination voltage, and additionally support one or more operational modes that employ different termination voltages suitable for one or more target receivers.
- Die 405 includes a differential transmitter with two identical or nearly identical termination legs. Each leg includes a fixed or adjustable termination impedance 417 and a voltage-select switch 420. The state of switches 420 are controlled using select signal S that may be provided externally or internally, as by a memory 425. Control logic can be included to dynamically alter the states of switches 420, which can alternatively select either of two termination voltages Vl and V2. In other embodiments, a variable voltage source is used in lieu of switches 420 and the two supply nodes.
- FIG. 5 depicts a communication system 500 in accordance with yet another embodiment.
- Communication system 500 includes a transmitting die 505 communicating with a receiving die 510 via a differential channel 515.
- the transmitting die includes differential output pads 513 coupled via the channel to input pads 517 of the receiving die.
- communication system 500 includes a transmitter 520 that employs low-voltage differential signaling (LVDS) for serial data transmission to a corresponding receiver 525, though other types of signaling may also be used.
- System 500 optionally includes an external differential termination resistor 530 (in phantom).
- Die 510 includes programmable ODT circuitry that can select from a number of possible termination topologies.
- die 510 includes three termination legs that extend from a common node 535, two to the differential input terminals to receiver 525 and one to a reference voltage node, e.g. ground.
- Each of the first two termination legs includes a termination impedance 540 and a switch 545 connected in series.
- the third termination leg includes a capacitance 550, a termination impedance 555, and a switch 560.
- impedances 540 and as associated switches 545 allows for the omission of external resistor 530.
- the third leg allows for the selective incorporation of a noise-reducing RC filter.
- FIG. 5 depicts a configurable RC circuit 600 that can be used in place of the third termination leg of die 510 of Figure 5, which extends between node 535 and ground.
- Circuit 600 includes some memory 605, the outputs of which are coupled to the control terminals of a plurality of transistors 610. The transistors 610 selectively couple one or more differently sized capacitors 615 between node 535 and ground.
- the resistance between nodes 535 and ground can be adjusted by selecting various combinations of transistors.
- the width-to-length ratios of transistors 610 may be varied to provide various impedances so that enabling different combinations of transistors provides different levels of termination impedance.
- circuit elements or circuit blocks may be shown or described as multi-conductor or single conductor signal lines.
- Each of the multi-conductor signal lines may alternatively be single-conductor signal lines, and each of the single-conductor signal lines may alternatively be multi-conductor signal lines.
- Signals and signaling paths shown or described as being single-ended may also be differential, and vice- versa.
- signals described or depicted as having active-high or active-low logic levels may have opposite logic levels in alternative embodiments.
- circuits described or depicted as including metal oxide semiconductor (MOS) transistors may alternatively be implemented using bipolar technology or any other technology in which a signal-controlled current flow may be achieved.
- MOS metal oxide semiconductor
- a signal is said to be “asserted” when the signal is driven to a low or high logic state (or charged to a high logic state or discharged to a low logic state) to indicate a particular condition.
- a signal is said to be “de-asserted” to indicate that the signal is driven (or charged or discharged) to a state other than the asserted state (including a high or low logic state, or the floating state that may occur when the signal driving circuit is transitioned to a high impedance condition, such as an open drain or open collector condition).
- a signal driving circuit is said to "output" a signal to a signal receiving circuit when the signal driving circuit asserts (or de-asserts, if explicitly stated or indicated by context) the signal on a signal line coupled between the signal driving and signal receiving circuits
- An output of a process for designing an integrated circuit, or a portion of an integrated circuit, comprising one or more of the circuits described herein may be a computer- readable medium such as, for example, a magnetic tape or an optical or magnetic disk.
- the computer-readable medium may be encoded with data structures or other information describing circuitry that may be physically instantiated as an integrated circuit or portion of an integrated circuit.
- data structures are commonly written in Caltech Intermediate Format (CIF), Calma GDS II Stream Format (GDSII), or Electronic Design Interchange Format (EDIF).
- Embodiments may also be used for channels employing various modulation schemes, including those that employ multi-pulse-amplitude- modulation (multi-PAM) and single-PAM signals.
- some components are shown directly connected to one another while others are shown connected via intermediate components.
- the method of interconnection, or "coupling” establishes some desired electrical communication between two or more circuit nodes, or terminals. Such coupling may often be accomplished using a number of circuit configurations, as will be understood by those of skill in the art. Therefore, the spirit and scope of the appended claims should not be limited to the foregoing description. Only those claims specifically reciting "means for” or “step for” should be construed in the manner required under the sixth paragraph of 35 U.S. C. Section 112.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008547256A JP4990910B2 (en) | 2005-12-19 | 2006-11-30 | Configurable on-die termination |
DE112006003478T DE112006003478B4 (en) | 2005-12-19 | 2006-11-30 | Configurable on-chip termination |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/313,054 | 2005-12-19 | ||
US11/313,054 US7439760B2 (en) | 2005-12-19 | 2005-12-19 | Configurable on-die termination |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007078496A2 true WO2007078496A2 (en) | 2007-07-12 |
WO2007078496A3 WO2007078496A3 (en) | 2007-08-30 |
Family
ID=37983601
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/045966 WO2007078496A2 (en) | 2005-12-19 | 2006-11-30 | Configurable on-die termination |
Country Status (4)
Country | Link |
---|---|
US (12) | US7439760B2 (en) |
JP (1) | JP4990910B2 (en) |
DE (1) | DE112006003478B4 (en) |
WO (1) | WO2007078496A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7486104B2 (en) | 2006-06-02 | 2009-02-03 | Rambus Inc. | Integrated circuit with graduated on-die termination |
JP2012507933A (en) * | 2008-10-30 | 2012-03-29 | ヒューレット−パッカード デベロップメント カンパニー エル.ピー. | Differential online termination |
US8588012B2 (en) | 2010-06-17 | 2013-11-19 | Rambus, Inc. | Balanced on-die termination |
Families Citing this family (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100585128B1 (en) * | 2004-02-16 | 2006-05-30 | 삼성전자주식회사 | Semiconductor memory device with different types of termination devices according to frequency of input signals and semiconductor memory system having the semiconductor memory device |
US7439760B2 (en) | 2005-12-19 | 2008-10-21 | Rambus Inc. | Configurable on-die termination |
KR100790821B1 (en) * | 2006-11-15 | 2008-01-03 | 삼성전자주식회사 | On die termination circuit in semiconductor memory device |
KR101304456B1 (en) * | 2007-01-19 | 2013-09-04 | 삼성전자주식회사 | Apparatus and method for interfacing data of a printing head chip |
US10608634B2 (en) * | 2007-06-08 | 2020-03-31 | Conversant Intellectual Property Management Inc. | Dynamic impedance control for input/output buffers |
US8384423B2 (en) * | 2007-07-19 | 2013-02-26 | Rambus Inc. | Reference voltage and impedance calibration in a multi-mode interface |
DE102007039616B4 (en) * | 2007-08-22 | 2009-04-09 | Continental Automotive Gmbh | Transceiver circuits |
US20090080266A1 (en) * | 2007-09-25 | 2009-03-26 | Zumkehr John F | Double data rate (ddr) low power idle mode through reference offset |
US7649409B1 (en) * | 2007-10-23 | 2010-01-19 | National Semiconductor Corporation | All-pass termination network with equalization and wide common-mode range |
US7936180B2 (en) * | 2008-02-01 | 2011-05-03 | Mediatek Inc. | Serial link transmitter |
JP4544326B2 (en) * | 2008-03-26 | 2010-09-15 | セイコーエプソン株式会社 | Integrated circuit device, electro-optical device and electronic apparatus |
JP2009252322A (en) * | 2008-04-09 | 2009-10-29 | Nec Electronics Corp | Semiconductor memory device |
US9608630B2 (en) * | 2009-05-06 | 2017-03-28 | Micron Technology, Inc. | Reference voltage circuits and on-die termination circuits, methods for updating the same, and methods for tracking supply, temperature, and/or process variation |
KR20110003725A (en) * | 2009-07-06 | 2011-01-13 | 삼성전자주식회사 | Transceiver for controlling the swing width of output voltage, method for controlling the swing width of output voltage |
US8188615B2 (en) * | 2009-09-18 | 2012-05-29 | Ati Technologies Ulc | Integrated circuit adapted to be selectively AC or DC coupled |
US20110133773A1 (en) * | 2009-12-04 | 2011-06-09 | Uniram Technology Inc. | High Performance Output Drivers and Anti-Reflection Circuits |
US8188764B2 (en) * | 2010-03-18 | 2012-05-29 | Sandisk Technologies Inc. | Efficient electrical hibernate entry and recovery |
GB2486274A (en) * | 2010-12-10 | 2012-06-13 | Microsemi Semiconductor Corp | A programmable bias circuit for the centre node of a balanced receiver termination circuit |
JP5421300B2 (en) * | 2011-01-19 | 2014-02-19 | 日本電信電話株式会社 | Clock input interface circuit |
US8487650B2 (en) | 2011-01-25 | 2013-07-16 | Rambus Inc. | Methods and circuits for calibrating multi-modal termination schemes |
TWI445301B (en) * | 2011-03-03 | 2014-07-11 | Realtek Semiconductor Corp | Transceiving circuit and transceiving circuit resistance calibration method |
US9224430B2 (en) | 2011-07-27 | 2015-12-29 | Micron Technology, Inc. | Devices, methods, and systems supporting on unit termination |
WO2013115920A1 (en) * | 2012-01-31 | 2013-08-08 | Rambus Inc. | Modulated on-die termination |
US9373384B2 (en) * | 2012-04-02 | 2016-06-21 | Rambus Inc. | Integrated circuit device having programmable input capacitance |
US8611385B2 (en) | 2012-05-17 | 2013-12-17 | Lsi Corporation | Optical source driver circuit with controllable termination |
TWI493890B (en) * | 2012-07-24 | 2015-07-21 | Novatek Microelectronics Corp | Reception circuit |
US8836383B2 (en) * | 2012-09-07 | 2014-09-16 | Richtek Technology Corporation | Multipurpose half bridge signal output circuit |
TWI469510B (en) * | 2012-10-09 | 2015-01-11 | Novatek Microelectronics Corp | Interface circuit |
US9276780B2 (en) * | 2013-03-05 | 2016-03-01 | Lattice Semiconductor Corporation | Calibration of single-ended high-speed interfaces |
US8912819B2 (en) * | 2013-03-18 | 2014-12-16 | Mediatek Inc. | Termination circuits capable of receiving data signals in different formats for performing impedance matching |
US8994399B2 (en) * | 2013-04-29 | 2015-03-31 | Broadcom Corporation | Transmission line driver with output swing control |
US9444455B2 (en) * | 2013-12-10 | 2016-09-13 | Sandisk Technologies Llc | Load impedance adjustment for an interface of a data storage device |
KR20150113587A (en) * | 2014-03-31 | 2015-10-08 | 에스케이하이닉스 주식회사 | Semiconductor device |
WO2016164019A1 (en) * | 2015-04-09 | 2016-10-13 | Hewlett Packard Enterprise Development Lp | Termination voltage circuits |
US9910482B2 (en) | 2015-09-24 | 2018-03-06 | Qualcomm Incorporated | Memory interface with adjustable voltage and termination and methods of use |
US9871518B2 (en) * | 2016-02-02 | 2018-01-16 | Mediatek Inc. | Memory interface circuit capable of controlling driving ability and associated control method |
US20170243628A1 (en) * | 2016-02-22 | 2017-08-24 | Mediatek Inc. | Termination topology of memory system and associated memory module and control method |
CN105931593B (en) * | 2016-06-30 | 2019-03-19 | 深圳市华星光电技术有限公司 | The display device of circuit structure with the more receiving ends VBO |
US11450613B2 (en) * | 2018-03-23 | 2022-09-20 | Intel Corporation | Integrated circuit package with test circuitry for testing a channel between dies |
US10484044B1 (en) * | 2018-05-01 | 2019-11-19 | Huawei Technologies Co., Ltd. | Differential termination modulation for back-channel communication |
US10411703B1 (en) * | 2018-06-05 | 2019-09-10 | Samsung Electronics Co., Ltd. | Impedance matched clock driver with amplitude control |
US10592458B1 (en) * | 2018-09-18 | 2020-03-17 | Apple Inc. | Bimodal impedance matching terminators |
KR20200115805A (en) | 2019-03-26 | 2020-10-08 | 삼성전자주식회사 | Receiver for compensating common mode offset |
US11409354B2 (en) * | 2019-04-22 | 2022-08-09 | Micron Technology, Inc. | Multi-voltage operation for driving a multi-mode channel |
KR20220034561A (en) | 2020-09-11 | 2022-03-18 | 삼성전자주식회사 | Transmitter for generating multi-level signal and memory system including the same |
US11196247B1 (en) * | 2020-10-19 | 2021-12-07 | Dyna Image Corporation | Digital device using three states |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0817441A2 (en) * | 1996-06-26 | 1998-01-07 | Lucent Technologies Inc. | Integrated circuit chip with adaptive input-output port |
US20030112751A1 (en) * | 2001-12-17 | 2003-06-19 | Marcelo Yuffe | Method and apparatus for driving a signal using switchable on-die termination |
US20050225353A1 (en) * | 2004-04-08 | 2005-10-13 | Hynix Semiconductor Inc. | On die termination circuit |
Family Cites Families (120)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5919436A (en) | 1982-07-26 | 1984-01-31 | Toshiba Corp | Transfer circuit |
US4584695A (en) * | 1983-11-09 | 1986-04-22 | National Semiconductor Corporation | Digital PLL decoder |
JP2911038B2 (en) | 1988-11-21 | 1999-06-23 | 株式会社アドバンテスト | Multi-value drive circuit |
US5544067A (en) | 1990-04-06 | 1996-08-06 | Lsi Logic Corporation | Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation |
US5194765A (en) | 1991-06-28 | 1993-03-16 | At&T Bell Laboratories | Digitally controlled element sizing |
US5243229A (en) | 1991-06-28 | 1993-09-07 | At&T Bell Laboratories | Digitally controlled element sizing |
US5254883A (en) | 1992-04-22 | 1993-10-19 | Rambus, Inc. | Electrical current source circuitry for a bus |
US5396028A (en) | 1993-05-05 | 1995-03-07 | Texas Instruments Incorporated | Method and apparatus for transmission line termination |
US5406147A (en) | 1993-06-18 | 1995-04-11 | Digital Equipment Corporation | Propagation speedup by use of complementary resolver outputs in a system bus receiver |
JPH07135513A (en) | 1993-09-17 | 1995-05-23 | Fujitsu Ltd | Method and device for termination control for current drive circuit |
US5467455A (en) | 1993-11-03 | 1995-11-14 | Motorola, Inc. | Data processing system and method for performing dynamic bus termination |
SE9400657D0 (en) | 1994-02-25 | 1994-02-25 | Ellemtel Utvecklings Ab | One, a control voltage generating, circuit |
US7135584B2 (en) * | 1995-08-07 | 2006-11-14 | Wake Forest University | Lipid analogs for treating viral infections |
DE4445846A1 (en) | 1994-12-22 | 1996-06-27 | Sel Alcatel Ag | Method and circuit arrangement for the termination of a line leading to an integrated CMOS circuit |
US5528168A (en) * | 1995-03-29 | 1996-06-18 | Intel Corporation | Power saving terminated bus |
US5578940A (en) | 1995-04-04 | 1996-11-26 | Rambus, Inc. | Modular bus with single or double parallel termination |
US5546016A (en) | 1995-07-03 | 1996-08-13 | Intel Corporation | MOS termination for low power signaling |
US5666078A (en) | 1996-02-07 | 1997-09-09 | International Business Machines Corporation | Programmable impedance output driver |
US5781028A (en) * | 1996-06-21 | 1998-07-14 | Microsoft Corporation | System and method for a switched data bus termination |
US5726583A (en) | 1996-07-19 | 1998-03-10 | Kaplinsky; Cecil H. | Programmable dynamic line-termination circuit |
JP3698828B2 (en) | 1996-08-29 | 2005-09-21 | 富士通株式会社 | Signal transmission system, semiconductor device module, input buffer circuit, and semiconductor device |
US5939986A (en) * | 1996-10-18 | 1999-08-17 | The United States Of America As Represented By The United States Department Of Energy | Mobile machine hazardous working zone warning system |
US5926031A (en) | 1996-10-29 | 1999-07-20 | Linfinitymicroelectronics, Inc. | High speed digital bus termination |
US5995894A (en) | 1997-05-27 | 1999-11-30 | Case Corporation | System for analyzing spatially-variable harvest data by pass |
US6323672B1 (en) | 1997-06-25 | 2001-11-27 | Sun Microsystems, Inc. | Apparatus for reducing reflections when using dynamic termination logic signaling |
US6232792B1 (en) | 1997-06-25 | 2001-05-15 | Sun Microsystems, Inc. | Terminating transmission lines using on-chip terminator circuitry |
US6060907A (en) | 1997-06-25 | 2000-05-09 | Sun Microsystems, Inc. | Impedance control circuit |
US5982191A (en) | 1997-06-25 | 1999-11-09 | Sun Microsystems, Inc. | Broadly distributed termination for buses using switched terminator logic |
DE19735982C2 (en) | 1997-08-19 | 2000-04-27 | Ericsson Telefon Ab L M | Line receiver circuit with line termination impedance |
US6094075A (en) | 1997-08-29 | 2000-07-25 | Rambus Incorporated | Current control technique |
US5969658A (en) | 1997-11-18 | 1999-10-19 | Burr-Brown Corporation | R/2R ladder circuit and method for digital-to-analog converter |
US6040714A (en) * | 1997-12-12 | 2000-03-21 | Micron Electronics, Inc. | Method for providing two modes of I/O pad termination |
US6147520A (en) * | 1997-12-18 | 2000-11-14 | Lucent Technologies, Inc. | Integrated circuit having controlled impedance |
US6072943A (en) * | 1997-12-30 | 2000-06-06 | Lsi Logic Corporation | Integrated bus controller and terminating chip |
US6028484A (en) | 1998-02-10 | 2000-02-22 | Acuson Corporation | Ultrasound apparatus and method for amplifying transmit signals |
US6510503B2 (en) | 1998-07-27 | 2003-01-21 | Mosaid Technologies Incorporated | High bandwidth memory interface |
US6064224A (en) | 1998-07-31 | 2000-05-16 | Hewlett--Packard Company | Calibration sharing for CMOS output driver |
US6198307B1 (en) | 1998-10-26 | 2001-03-06 | Rambus Inc. | Output driver circuit with well-controlled output impedance |
US6157206A (en) | 1998-12-31 | 2000-12-05 | Intel Corporation | On-chip termination |
US6418500B1 (en) | 1999-02-12 | 2002-07-09 | Fujitsu Limited | Feedback control for termination adjustment |
US6266001B1 (en) | 1999-05-05 | 2001-07-24 | Maxim Integrated Products, Inc. | Method and apparatus for switching low voltage CMOS switches in high voltage digital to analog converters |
US6308232B1 (en) | 1999-09-01 | 2001-10-23 | Rambus Inc. | Electronically moveable terminator and method for using same in a memory system |
US6353334B1 (en) | 2000-01-27 | 2002-03-05 | Xilinx, Inc. | Circuit for converting a logic signal on an output node to a pair of low-voltage differential signals |
US6530062B1 (en) | 2000-03-10 | 2003-03-04 | Rambus Inc. | Active impedance compensation |
US6509756B1 (en) | 2000-03-31 | 2003-01-21 | Rambus Inc. | Method and apparatus for low capacitance, high output impedance driver |
US6462588B2 (en) | 2000-04-03 | 2002-10-08 | Rambus, Inc. | Asymmetry control for an output driver |
US6356105B1 (en) | 2000-06-28 | 2002-03-12 | Intel Corporation | Impedance control system for a center tapped termination bus |
US6366128B1 (en) | 2000-09-05 | 2002-04-02 | Xilinx, Inc. | Circuit for producing low-voltage differential signals |
US6356106B1 (en) | 2000-09-12 | 2002-03-12 | Micron Technology, Inc. | Active termination in a multidrop memory system |
US6411122B1 (en) | 2000-10-27 | 2002-06-25 | Intel Corporation | Apparatus and method for dynamic on-die termination in an open-drain bus architecture system |
KR100375986B1 (en) | 2000-11-27 | 2003-03-15 | 삼성전자주식회사 | Programmable impedance control circuit |
KR100394586B1 (en) | 2000-11-30 | 2003-08-14 | 삼성전자주식회사 | Impedance control circuit |
WO2002063833A2 (en) | 2001-02-06 | 2002-08-15 | 2Wire, Inc. | Loop extender with selectable line termination and equalization |
US6495997B2 (en) | 2001-02-15 | 2002-12-17 | Intel Corporation | High impedance current mode voltage scalable driver |
TW536066U (en) | 2001-03-13 | 2003-06-01 | Realtek Semiconductor Corp | Impedance matching circuit |
US20020130680A1 (en) * | 2001-03-15 | 2002-09-19 | Meyer Bruce Alan | Method and apparatus for terminating emitter coupled logic (ECL) transceivers |
US7120390B2 (en) * | 2001-03-21 | 2006-10-10 | Agere Systems Inc. | BLUETOOTH smart offset compensation |
US8391039B2 (en) | 2001-04-24 | 2013-03-05 | Rambus Inc. | Memory module with termination component |
US6675272B2 (en) | 2001-04-24 | 2004-01-06 | Rambus Inc. | Method and apparatus for coordinating memory operations among diversely-located memory components |
US6535047B2 (en) * | 2001-05-17 | 2003-03-18 | Intel Corporation | Apparatus and method to use a single reference component in a master-slave configuration for multiple circuit compensation |
US6545522B2 (en) | 2001-05-17 | 2003-04-08 | Intel Corporation | Apparatus and method to provide a single reference component for multiple circuit compensation using digital impedance code shifting |
US6424170B1 (en) | 2001-05-18 | 2002-07-23 | Intel Corporation | Apparatus and method for linear on-die termination in an open drain bus architecture system |
US6806728B2 (en) | 2001-08-15 | 2004-10-19 | Rambus, Inc. | Circuit and method for interfacing to a bus channel |
US7102200B2 (en) | 2001-09-04 | 2006-09-05 | Intel Corporation | On-die termination resistor with analog compensation |
US6573747B2 (en) | 2001-09-28 | 2003-06-03 | Intel Corporation | Digital update scheme for adaptive impedance control of on-die input/output circuits |
JP3721117B2 (en) * | 2001-10-29 | 2005-11-30 | エルピーダメモリ株式会社 | I / O circuit, reference voltage generation circuit, and semiconductor integrated circuit |
US6657906B2 (en) | 2001-11-28 | 2003-12-02 | Micron Technology, Inc. | Active termination circuit and method for controlling the impedance of external integrated circuit terminals |
US7109744B1 (en) * | 2001-12-11 | 2006-09-19 | Altera Corporation | Programmable termination with DC voltage level control |
US6981089B2 (en) * | 2001-12-31 | 2005-12-27 | Intel Corporation | Memory bus termination with memory unit having termination control |
US6744275B2 (en) * | 2002-02-01 | 2004-06-01 | Intel Corporation | Termination pair for a differential driver-differential receiver input output circuit |
US6683472B2 (en) * | 2002-02-19 | 2004-01-27 | Rambus Inc. | Method and apparatus for selectably providing single-ended and differential signaling with controllable impedance and transition time |
US6781405B2 (en) * | 2002-04-29 | 2004-08-24 | Rambus Inc. | Adaptive signal termination |
US6894691B2 (en) | 2002-05-01 | 2005-05-17 | Dell Products L.P. | Dynamic switching of parallel termination for power management with DDR memory |
KR100422451B1 (en) | 2002-05-24 | 2004-03-11 | 삼성전자주식회사 | method for controlling on-die termination and control circuit therefore |
US6965529B2 (en) | 2002-06-21 | 2005-11-15 | Intel Coproration | Memory bus termination |
US6968413B2 (en) | 2002-10-07 | 2005-11-22 | International Business Machines Corporation | Method and system for configuring terminators in a serial communication system |
KR100860523B1 (en) * | 2002-10-11 | 2008-09-26 | 엘지디스플레이 주식회사 | In plane switching mode liquid crystal display device and fabrication method thereof |
US6700823B1 (en) * | 2002-10-30 | 2004-03-02 | Lattice Semiconductor Corporation | Programmable common mode termination for input/output circuits |
US6734702B1 (en) | 2002-11-12 | 2004-05-11 | Texas Instruments Incorporated | Impedance calibration circuit |
US6768352B1 (en) | 2002-11-13 | 2004-07-27 | Cypress Semiconductor Corp. | Low voltage receiver circuit and method for shifting the differential input signals of the receiver depending on a common mode voltage of the input signals |
US6940303B2 (en) * | 2002-11-29 | 2005-09-06 | Roy L. Vargas | System and method to establish an adjustable on-chip impedance |
US20040124850A1 (en) | 2002-12-31 | 2004-07-01 | Koneru Surya N. | Calibration circuit for current source and on-die terminations |
US6842035B2 (en) | 2002-12-31 | 2005-01-11 | Intel Corporation | Apparatus and method for bus signal termination compensation during detected quiet cycle |
KR100532426B1 (en) * | 2003-03-25 | 2005-11-30 | 삼성전자주식회사 | Semiconductor device for compensating for on-chip termination mismatch |
US6856169B2 (en) | 2003-05-09 | 2005-02-15 | Rambus, Inc. | Method and apparatus for signal reception using ground termination and/or non-ground termination |
US7068064B1 (en) | 2003-05-12 | 2006-06-27 | Pericom Semiconductor Corp. | Memory module with dynamic termination using bus switches timed by memory clock and chip select |
JP4492920B2 (en) * | 2003-05-27 | 2010-06-30 | ルネサスエレクトロニクス株式会社 | Differential signal transmission system |
US7061273B2 (en) | 2003-06-06 | 2006-06-13 | Rambus Inc. | Method and apparatus for multi-mode driver |
KR100583636B1 (en) | 2003-08-19 | 2006-05-26 | 삼성전자주식회사 | Device of controlling impedance of termination circuit and off-chip driver circuit using one reference resistor |
US6888370B1 (en) * | 2003-08-20 | 2005-05-03 | Altera Corporation | Dynamically adjustable termination impedance control techniques |
US6924660B2 (en) | 2003-09-08 | 2005-08-02 | Rambus Inc. | Calibration methods and circuits for optimized on-die termination |
US7088127B2 (en) | 2003-09-12 | 2006-08-08 | Rambus, Inc. | Adaptive impedance output driver circuit |
US6980020B2 (en) | 2003-12-19 | 2005-12-27 | Rambus Inc. | Calibration methods and circuits for optimized on-die termination |
US7173450B2 (en) | 2004-06-01 | 2007-02-06 | Hewlett-Packard Development Company, L.P. | Bus controller |
KR100539267B1 (en) * | 2004-06-14 | 2005-12-27 | 삼성전자주식회사 | Memory system having scheme for stably terminating a pair of differential signals on a pair of transmission lines |
US7123047B2 (en) | 2004-08-18 | 2006-10-17 | Intel Corporation | Dynamic on-die termination management |
JP4562175B2 (en) * | 2004-08-31 | 2010-10-13 | ルネサスエレクトロニクス株式会社 | Termination resistance adjustment circuit |
KR100555571B1 (en) * | 2004-09-07 | 2006-03-03 | 삼성전자주식회사 | Transmitter of semiconductor device |
KR100670702B1 (en) * | 2004-10-30 | 2007-01-17 | 주식회사 하이닉스반도체 | Semiconductor memory device with on die termination circuit |
US7196567B2 (en) | 2004-12-20 | 2007-03-27 | Rambus Inc. | Systems and methods for controlling termination resistance values for a plurality of communication channels |
US7135884B1 (en) * | 2005-01-13 | 2006-11-14 | Advanced Micro Devices, Inc. | Voltage mode transceiver having programmable voltage swing and external reference-based calibration |
US7245154B1 (en) * | 2005-03-03 | 2007-07-17 | Lattice Semiconductor Corporation | Differential input receiver with programmable failsafe |
US7432731B2 (en) | 2005-06-30 | 2008-10-07 | Intel Corporation | Method and apparatus to calibrate DRAM on resistance (Ron) and on-die termination (ODT) values over process, voltage and temperature (PVT) variations |
KR100640158B1 (en) | 2005-09-27 | 2006-11-01 | 주식회사 하이닉스반도체 | Semiconductor memory device with ability to mediate impedance of data output-driver |
US7342411B2 (en) | 2005-12-07 | 2008-03-11 | Intel Corporation | Dynamic on-die termination launch latency reduction |
US7439760B2 (en) * | 2005-12-19 | 2008-10-21 | Rambus Inc. | Configurable on-die termination |
US7268712B1 (en) * | 2006-04-18 | 2007-09-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for calibrating on-die components |
US7486104B2 (en) * | 2006-06-02 | 2009-02-03 | Rambus Inc. | Integrated circuit with graduated on-die termination |
JP4876987B2 (en) * | 2007-03-12 | 2012-02-15 | 住友電気工業株式会社 | Receiver circuit |
WO2009001760A1 (en) * | 2007-06-22 | 2008-12-31 | Nec Corporation | Data transmission system and method, and electronic device having that data transmission system |
US7750666B2 (en) * | 2008-09-15 | 2010-07-06 | Integrated Device Technology, Inc. | Reduced power differential type termination circuit |
US20110019760A1 (en) * | 2009-07-21 | 2011-01-27 | Rambus Inc. | Methods and Systems for Reducing Supply and Termination Noise |
US8487650B2 (en) * | 2011-01-25 | 2013-07-16 | Rambus Inc. | Methods and circuits for calibrating multi-modal termination schemes |
US8798204B2 (en) * | 2011-09-09 | 2014-08-05 | International Business Machines Corporation | Serial link receiver for handling high speed transmissions |
WO2013115920A1 (en) * | 2012-01-31 | 2013-08-08 | Rambus Inc. | Modulated on-die termination |
US9871516B2 (en) * | 2014-06-04 | 2018-01-16 | Lattice Semiconductor Corporation | Transmitting apparatus with source termination |
KR102529187B1 (en) * | 2016-03-31 | 2023-05-04 | 삼성전자주식회사 | Reception interface circuit supporting multiple communication standards and memory system including the same |
KR20180003938A (en) * | 2016-07-01 | 2018-01-10 | 삼성전자주식회사 | Reception interface circuit and memory system including the same |
CN107888180B (en) * | 2016-09-30 | 2021-06-01 | 扬智科技股份有限公司 | System chip and method for correcting terminal impedance element thereof |
US11184196B1 (en) * | 2020-12-17 | 2021-11-23 | Omnivision Technologies, Inc. | Impedance matching system for high speed digital receivers |
-
2005
- 2005-12-19 US US11/313,054 patent/US7439760B2/en active Active
-
2006
- 2006-11-30 WO PCT/US2006/045966 patent/WO2007078496A2/en active Application Filing
- 2006-11-30 JP JP2008547256A patent/JP4990910B2/en active Active
- 2006-11-30 DE DE112006003478T patent/DE112006003478B4/en not_active Expired - Fee Related
-
2008
- 2008-10-21 US US12/288,612 patent/US7772876B2/en active Active
-
2010
- 2010-05-28 US US12/790,381 patent/US7948262B2/en not_active Expired - Fee Related
-
2011
- 2011-02-09 US US13/023,993 patent/US8072235B2/en active Active
- 2011-12-06 US US13/312,762 patent/US8466709B2/en active Active
-
2013
- 2013-05-30 US US13/906,219 patent/US8941407B2/en active Active
-
2015
- 2015-01-16 US US14/598,990 patent/US9338037B2/en active Active
-
2016
- 2016-04-21 US US15/134,513 patent/US9685951B2/en active Active
-
2017
- 2017-06-02 US US15/612,455 patent/US10236882B2/en active Active
-
2019
- 2019-03-01 US US16/290,749 patent/US10651848B2/en active Active
-
2020
- 2020-04-23 US US16/856,645 patent/US11012071B2/en active Active
-
2021
- 2021-04-20 US US17/235,283 patent/US11843372B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0817441A2 (en) * | 1996-06-26 | 1998-01-07 | Lucent Technologies Inc. | Integrated circuit chip with adaptive input-output port |
US20030112751A1 (en) * | 2001-12-17 | 2003-06-19 | Marcelo Yuffe | Method and apparatus for driving a signal using switchable on-die termination |
US20050225353A1 (en) * | 2004-04-08 | 2005-10-13 | Hynix Semiconductor Inc. | On die termination circuit |
Non-Patent Citations (1)
Title |
---|
CAO ET AL: "On-Chip Programmable Termination Scheme" IP.COM JOURNAL, IP.COM INC., WEST HENRIETTA, NY, US, 1 February 1995 (1995-02-01), XP013102938 ISSN: 1533-0001 * |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9166583B2 (en) | 2006-06-02 | 2015-10-20 | Rambus Inc. | Buffered memory module having multi-valued on-die termination |
US9337835B2 (en) | 2006-06-02 | 2016-05-10 | Rambus Inc. | Controlling a flash device having time-multiplexed, on-die-terminated signaling interface |
US9225328B2 (en) | 2006-06-02 | 2015-12-29 | Rambus Inc. | Nonvolatile memory device with time-multiplexed, on-die-terminated signaling interface |
US9306565B2 (en) | 2006-06-02 | 2016-04-05 | Rambus Inc. | Nonvolatile memory with chip-select/device-address triggered on-die termination |
US8089298B2 (en) | 2006-06-02 | 2012-01-03 | Rambus Inc. | Integrated circuit device with dynamically selected on-die termination |
US7486104B2 (en) | 2006-06-02 | 2009-02-03 | Rambus Inc. | Integrated circuit with graduated on-die termination |
US8188762B2 (en) | 2006-06-02 | 2012-05-29 | Rambus Inc. | Controlling dynamic selection of on-die termination |
US10944400B2 (en) | 2006-06-02 | 2021-03-09 | Rambus Inc. | On-die termination control |
US8610455B2 (en) | 2006-06-02 | 2013-12-17 | Rambus Inc. | Dynamic on-die termination selection |
US8610459B2 (en) | 2006-06-02 | 2013-12-17 | Rambus Inc. | Controlling on-die termination in a dynamic random access memory device |
US8981811B2 (en) | 2006-06-02 | 2015-03-17 | Rambus Inc. | Multi-valued on-die termination |
US9135206B2 (en) | 2006-06-02 | 2015-09-15 | Rambus Inc. | Command-triggered on-die termination |
US11349478B2 (en) | 2006-06-02 | 2022-05-31 | Rambus Inc. | Integrated circuit that applies different data interface terminations during and after write data reception |
US7782082B2 (en) | 2006-06-02 | 2010-08-24 | Rambus Inc. | Memory-module buffer with on-die termination |
US7924048B2 (en) | 2006-06-02 | 2011-04-12 | Rambus Inc. | Memory controller that controls termination in a memory device |
US9306567B2 (en) | 2006-06-02 | 2016-04-05 | Rambus Inc. | Memory device with programmed device address and on-die-termination |
US9306568B2 (en) | 2006-06-02 | 2016-04-05 | Rambus Inc. | Controlling on-die termination in a nonvolatile memory |
US9306564B2 (en) | 2006-06-02 | 2016-04-05 | Rambus Inc. | Nonvolatile memory device with on-die control and data signal termination |
US9306566B2 (en) | 2006-06-02 | 2016-04-05 | Rambus Inc. | Nonvolatile memory with command-driven on-die termination |
US7602209B2 (en) | 2006-06-02 | 2009-10-13 | Rambus Inc. | Controlling memory devices that have on-die termination |
US9660648B2 (en) | 2006-06-02 | 2017-05-23 | Rambus Inc. | On-die termination control |
US10056902B2 (en) | 2006-06-02 | 2018-08-21 | Rambus Inc. | On-die termination control |
US10270442B2 (en) | 2006-06-02 | 2019-04-23 | Rambus Inc. | Memory component with on-die termination |
US10651849B2 (en) | 2006-06-02 | 2020-05-12 | Rambus Inc. | Transaction-based on-die termination |
JP2012507933A (en) * | 2008-10-30 | 2012-03-29 | ヒューレット−パッカード デベロップメント カンパニー エル.ピー. | Differential online termination |
US8588012B2 (en) | 2010-06-17 | 2013-11-19 | Rambus, Inc. | Balanced on-die termination |
Also Published As
Publication number | Publication date |
---|---|
US20120074983A1 (en) | 2012-03-29 |
US8466709B2 (en) | 2013-06-18 |
US20150130507A1 (en) | 2015-05-14 |
US20210297079A1 (en) | 2021-09-23 |
US20070139071A1 (en) | 2007-06-21 |
US9338037B2 (en) | 2016-05-10 |
US8941407B2 (en) | 2015-01-27 |
US11843372B2 (en) | 2023-12-12 |
US20140139261A1 (en) | 2014-05-22 |
US11012071B2 (en) | 2021-05-18 |
US20090051389A1 (en) | 2009-02-26 |
US20100237903A1 (en) | 2010-09-23 |
US20170338817A1 (en) | 2017-11-23 |
US7439760B2 (en) | 2008-10-21 |
US7948262B2 (en) | 2011-05-24 |
WO2007078496A3 (en) | 2007-08-30 |
US10236882B2 (en) | 2019-03-19 |
JP2009520443A (en) | 2009-05-21 |
JP4990910B2 (en) | 2012-08-01 |
US7772876B2 (en) | 2010-08-10 |
US20110128041A1 (en) | 2011-06-02 |
US9685951B2 (en) | 2017-06-20 |
US10651848B2 (en) | 2020-05-12 |
DE112006003478T5 (en) | 2008-12-11 |
US20190273498A1 (en) | 2019-09-05 |
US20200328745A1 (en) | 2020-10-15 |
DE112006003478B4 (en) | 2013-11-21 |
US20160233864A1 (en) | 2016-08-11 |
US8072235B2 (en) | 2011-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11012071B2 (en) | Integrated circuit with configurable on-die termination | |
US9059695B2 (en) | Methods and systems for reducing supply and termination noise | |
US7389194B2 (en) | Driver calibration methods and circuits | |
US5285477A (en) | Balanced line driver for local area networks or the like | |
US20120187978A1 (en) | Methods and Circuits for Calibrating Multi-Modal Termination Schemes | |
US7643804B2 (en) | Apparatus and method for transmitting a signal at less than a standard transmit power in a network | |
US7271623B2 (en) | Low-power receiver equalization in a clocked sense amplifier | |
WO2010014358A2 (en) | Method and system for balancing receive-side supply load | |
US20110019760A1 (en) | Methods and Systems for Reducing Supply and Termination Noise | |
WO2007067423A2 (en) | Integrated circuit with configurable bypass capacitance | |
US6812869B1 (en) | Noise reduction techniques for programmable input/output circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2008547256 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120060034782 Country of ref document: DE |
|
RET | De translation (de og part 6b) |
Ref document number: 112006003478 Country of ref document: DE Date of ref document: 20081211 Kind code of ref document: P |
|
WWE | Wipo information: entry into national phase |
Ref document number: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06838760 Country of ref document: EP Kind code of ref document: A2 |