WO2008054679A1 - Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region - Google Patents
Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region Download PDFInfo
- Publication number
- WO2008054679A1 WO2008054679A1 PCT/US2007/022682 US2007022682W WO2008054679A1 WO 2008054679 A1 WO2008054679 A1 WO 2008054679A1 US 2007022682 W US2007022682 W US 2007022682W WO 2008054679 A1 WO2008054679 A1 WO 2008054679A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- stress
- transistor element
- annealing process
- layer
- creating layer
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 157
- 239000004065 semiconductor Substances 0.000 title claims abstract description 66
- 230000005669 field effect Effects 0.000 title description 9
- 230000008569 process Effects 0.000 claims abstract description 115
- 238000000137 annealing Methods 0.000 claims abstract description 79
- 239000000758 substrate Substances 0.000 claims abstract description 54
- 239000000463 material Substances 0.000 claims description 52
- 239000002019 doping agent Substances 0.000 claims description 37
- 230000005855 radiation Effects 0.000 claims description 30
- 238000005468 ion implantation Methods 0.000 claims description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 238000010521 absorption reaction Methods 0.000 claims description 12
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 7
- 230000001678 irradiating effect Effects 0.000 claims description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 7
- 238000000151 deposition Methods 0.000 claims description 6
- 235000012239 silicon dioxide Nutrition 0.000 claims description 6
- 239000000377 silicon dioxide Substances 0.000 claims description 6
- 239000007790 solid phase Substances 0.000 claims description 4
- 125000006850 spacer group Chemical group 0.000 description 21
- 238000005530 etching Methods 0.000 description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 14
- 230000015572 biosynthetic process Effects 0.000 description 14
- 229910052710 silicon Inorganic materials 0.000 description 14
- 239000010703 silicon Substances 0.000 description 14
- 150000002500 ions Chemical class 0.000 description 12
- ORQBXQOJMQIAOY-UHFFFAOYSA-N nobelium Chemical compound [No] ORQBXQOJMQIAOY-UHFFFAOYSA-N 0.000 description 12
- CNQCVBJFEGMYDW-UHFFFAOYSA-N lawrencium atom Chemical compound [Lr] CNQCVBJFEGMYDW-UHFFFAOYSA-N 0.000 description 10
- 230000009467 reduction Effects 0.000 description 9
- 229910052799 carbon Inorganic materials 0.000 description 7
- 238000004151 rapid thermal annealing Methods 0.000 description 7
- 238000001953 recrystallisation Methods 0.000 description 7
- 239000002800 charge carrier Substances 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000013078 crystal Substances 0.000 description 5
- 239000007789 gas Substances 0.000 description 5
- 239000000376 reactant Substances 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 238000010884 ion-beam technique Methods 0.000 description 4
- 238000002955 isolation Methods 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 4
- 206010010144 Completed suicide Diseases 0.000 description 3
- 230000004913 activation Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 239000002178 crystalline material Substances 0.000 description 2
- 229910021419 crystalline silicon Inorganic materials 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000010292 electrical insulation Methods 0.000 description 2
- 230000035876 healing Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000002310 reflectometry Methods 0.000 description 2
- 239000003870 refractory metal Substances 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- 239000000370 acceptor Substances 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 238000005280 amorphization Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000001066 destructive effect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- -1 for example Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910052743 krypton Inorganic materials 0.000 description 1
- DNNSSWSSYDEUBZ-UHFFFAOYSA-N krypton atom Chemical compound [Kr] DNNSSWSSYDEUBZ-UHFFFAOYSA-N 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 239000012071 phase Substances 0.000 description 1
- 229910052724 xenon Inorganic materials 0.000 description 1
- FHNFHKCVQCLJFQ-UHFFFAOYSA-N xenon atom Chemical compound [Xe] FHNFHKCVQCLJFQ-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
Definitions
- the present disclosure generally relates to the formation of integrated circuits, and, more particularly, to the formation of semiconductor structures comprising field effect transistors having stressed channel regions.
- Integrated circuits comprise a large number of individual circuit elements, e.g., transistors, capacitors and resistors. These elements are connected internally to form complex circuits, such as memory devices, logic devices and microprocessors.
- the performance of integrated circuits can be improved by increasing the number of functional elements per circuit in order to increase their functionality and/or by increasing the speed of operation of the circuit elements.
- a reduction of feature sizes allows the formation of a greater number of circuit elements on the same area, hence allowing an extension of the functionality of the circuit, and also reduces signal propagation delays, thus making an increase of the speed of operation of circuit elements possible.
- Field effect transistors are used as switching elements in integrated circuits. They provide a means to control a current flowing through a channel region located between a source region and a drain region.
- the source region and the drain region are highly doped.
- the source and drain regions are doped with an N-type dopant.
- the source and drain regions are doped with a P-type dopant.
- the doping of the channel region is inverse to the doping of the source region and the drain region.
- the conductivity of the channel region is controlled by a gate voltage applied to a gate electrode formed above the channel region and separated therefrom by a thin insulating layer. Depending on the gate voltage, the channel region may be switched between a conductive "on" state and a substantially non-conductive "off state.
- the conductivity of the channel region in the "on” state depends on the dopant concentration in the channel region, the mobility of the charge carriers, the extension of the channel region in the width direction of the transistor and on the distance between the source region and the drain region, which is commonly denoted as "channel length.” While a reduction of the width of the channel region leads to a decrease of the channel conductivity, a reduction of the channel length enhances the channel conductivity. An increase of the charge carrier mobility leads to an increase of the channel conductivity.
- the extension of the channel region in the width direction is also reduced.
- a reduction of the channel length entails a plurality of issues associated therewith.
- advanced techniques of photolithography and etching have to be provided in order to reliably and reproducibly create transistors having short channel lengths.
- highly sophisticated dopant profiles, in the vertical direction as well as in the lateral direction are required in the source region and in the drain region in order to provide a low sheet resistivity and a low contact resistivity in combination with a desired channel controllability.
- the dopant concentration in the channel region may be reduced.
- the probability of scattering events of charge carriers in the channel region is reduced, which leads to an increase of the conductivity of the channel region.
- Reducing the dopant concentration in the channel region significantly affects the threshold voltage of the transistor device. This makes the reduction of dopant concentration a less attractive approach.
- the lattice structure in the channel region may be modified by creating tensile or compressive stress. This leads to a modified mobility of electrons and holes, respectively. Depending on the magnitude of the stress, a compressive stress may significantly increase the mobility of holes in a silicon layer. The mobility of electrons may be increased by providing a silicon layer having a tensile stress.
- Figure Ia shows a schematic cross- sectional view of a semiconductor structure 100 in a first stage of a manufacturing process according to the state of the art.
- the semiconductor structure 100 comprises a substrate 101.
- the substrate 101 comprises a first transistor element 102 and a second transistor element 103.
- the first transistor element 102 comprises an active region 105 formed in the substrate 101.
- a gate electrode 110 is formed over the substrate 101 and separated therefrom by a gate insulation layer 121.
- the gate electrode 1 10 is flanked by inner sidewall spacers 109, 1 1 1 and outer sidewall spacers 108, 1 12.
- a source region 107 and a drain region 1 13 are formed adjacent the gate electrode 101.
- the second transistor element 103 comprises an active region 106, a gate electrode 1 17, a gate insulation layer 122, inner sidewall spacers 1 16, 1 18, outer sidewall spacers 1 15, 119, a source region 1 14 and a drain region 120.
- a trench isolation structure 104 provides electrical insulation between the first transistor element 102 and the second transistor element 103. Additionally, the trench isolation structure 104 may provide electrical insulation between the transistor elements 102, 103 and other electrical elements in the semiconductor structure 100.
- the first transistor element 102 and the second transistor element 103, as well as the trench isolation structure 104, may be formed by means of well-known methods of photolithography, etching, deposition, ion implantation and oxidation.
- the activ.e regions 105, 106, the source regions 107, 1 14 and the drain regions 1 13, 120 may be formed by implanting ions of dopant materials into the semiconductor structure 100.
- the first transistor element 102 can be an N-type transistor and the second transistor element 103 can be a P-ty ⁇ e transistor.
- the active region 105 may comprise a P-type dopant and the active region 106 may comprise an N-type dopant.
- the source region 107 and the drain region 1 13 comprise an N-type dopant.
- the source region 1 14 and the drain region 120 comprise a P-type dopant.
- one of the field effect transistor elements 102, 103 may be covered with a mask which may, for example, comprise a photoresist, while the other of the field effect transistor elements 102, 103 is irradiated with ions.
- a mask which may, for example, comprise a photoresist
- a plurality of implantation processes may be performed for each of the transistor elements 102, 103.
- ion implantation processes may be formed before the formation of the inner sidewall spacers 109, 11 1 , 1 16, 1 18 and the outer sidewall spacers 108, 1 12, 115, 1 19.
- the inner sidewall spacers 109, 11 1 , 1 16, 1 18 can be formed by means of known methods comprising an isotropic deposition of a material layer and an anisotropic etching process.
- the inner sidewall spacers 109, 11 1 , 1 16, 1 18, second ion implantation processes can be performed.
- the inner sidewall spacers 109, 1 1 1 , 1 16, 1 18 absorb ions impinging in the vicinity of the gate electrodes 1 10, 1 17.
- substantially no dopants are introduced in the vicinity of the gate electrodes 1 10, 1 17.
- dopants may be selectively introduced into portions of the source regions 107, 1 17 and the drain regions 1 13, 120 having a distance from the gate electrodes 1 10, 1 17 which is greater than a thickness of the inner sidewall spacers 109, 1 1 1 , 1 16, 1 18.
- both the inner sidewall spacers 109, 1 1 1 , 116, 1 18 and the outer sidewall spacers 108, 112, 1 15, 1 19 absorb ions impinging on the semiconductor structure 100.
- dopants may be selectively introduced into portions of the source regions 107, 1 14 and the drain regions 1 13, 120 having a distance from the gate electrodes 1 10, 1 17 which is greater than a sum of the thickness of the inner sidewall spacers 109, 1 1 1 , 1 16, 1 18 and a thickness of the outer sidewall spacers
- dopant profiles in the source regions 107, 1 13 and the drain regions 1 14, 120 may be controlled by varying a thickness of the inner sidewall spacers 109, 1 1 1 , 1 16, 1 18, a thickness of the outer sidewall spacers 108, 1 12, 1 15, 119 and ion doses applied in the first, second and third ion implantation processes.
- highly sophisticated dopant profiles may be created in the first transistor element 102 and the second transistor element 103.
- atoms of the substrate 101 may be pushed away from their sites in the crystal lattice of the material of the substrate 201.
- ion doses applied in the formation of the source regions 107, 1 14 and the drain regions 1 13, 120 may be sufficient to destroy the crystalline order of the material 201, such that an amorphous material is obtained in the source regions 107, 1 14 and the drain regions 1 13, 120.
- Figure Ib shows a schematic cross-sectional view of the semiconductor structure 100 in a later stage of the manufacturing process according to the state of the art.
- a liner layer 125 and a stress-creating layer 126 are formed over the first transistor element 102 and the second transistor element 103.
- the stress- creating layer 126 may comprise a relatively hard material such as silicon nitride and the liner layer 125 may comprise silicon dioxide.
- methods of deposition well known to persons skilled in the art such as chemical vapor deposition and/or plasma enhanced chemical vapor deposition, may be employed.
- a portion of the stress-creating layer 126 covering the second transistor element 103 may be removed.
- a mask comprising a photoresist covering the first transistor element 102 may be formed.
- An etchant used in the etching process may be adapted such that the liner layer 125 is substantially not affected by the etching process. Thus, the etching process may be stopped as soon as the stress-creating layer 126 is removed. Portions of the stress-creating layer 126 over the first transistor element 102 are protected from being etched by the mask and remain on the surface of the semiconductor structure
- the mask can be removed by means of a known resist strip process.
- An annealing process is performed.
- the semiconductor structure 100 is exposed to an elevated temperature for a predetermined time.
- amorphous material in the source regions 107, 1 14 and the drain regions 1 13, 120 re-crystallizes.
- atoms in the source regions 107, 1 14 and the drain regions 1 13, 120 adapt to the crystalline order of portions of the substrate 101 below the source regions 107, 1 14 and the drain regions 113, 120.
- a crystalline material may be obtained in the source regions 107, 114 and the drain regions 1 13, 120.
- Amorphous semiconductor materials may have a lower density than crystalline semiconductor material.
- a density of amorphous silicon is lower than a density of crystalline silicon. Therefore, the material of the source regions 107, 1 14 and the drain regions 1 13, 120 tends to reduce its volume in the re-crystallization process.
- the stress-creating layer 126 which, as detailed above, may comprise a relatively hard material such as silicon nitride, may prevent a reduction of the volume of the material in the source region 107 and the drain region 1 13, since the material of the source region 107 and the drain region 1 13 adheres to the stress-creating layer 126, and the hardness of the stress-creating layer 126 may prevent a deformation of the stress-creating layer 126.
- the atoms in the source region 107 and the drain region 1 13 may arrange at a distance which is greater than the bulk lattice constant of the material of the substrate 101.
- an intrinsic tensile stress can be created in the source region 107, the drain region 1 13 and in a channel region 121 of the first transistor element 102.
- the volume of the material of the source region 1 14 and the drain region 120 may change during the annealing process.
- the source region 1 14, the drain regions 120, as well as a channel region 122 of the second transistor element 103 may be substantially unstressed.
- the annealing process may also be employed in order to activate the dopant materials in the source regions 107, 1 14 and the drain regions 1 13, 120 such that they may act as electron donors or acceptors.
- the stress-creating layer 126 and the liner layer 125 may be removed by means of an etching process.
- the intrinsic stress in the source region 107, the drain region 1 13 and the channel region 123 of the first transistor element 102 may be maintained after the removal of the stress-creating layer 126. This phenomenon is known to persons skilled in the art as "stress memorization.”
- a problem of the above method of forming a semiconductor structure is that, in the annealing process, dopant materials in the source regions 107, 1 14 and the drain regions 1 13, 120 may diffuse. Hence, sophisticated dopant profiles created by means of the first to third ion implantation process may be blurred.
- the present disclosure is directed to various methods that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- a method of forming a semiconductor structure comprises providing a semiconductor substrate comprising a first transistor element and a second transistor element.
- the first transistor element comprises at least one first amorphous region and the second transistor element comprises at least one second amorphous region.
- a stress-creating layer is formed over the first transistor element.
- the stress-creating layer does not cover the second transistor element.
- a first annealing process is performed.
- the first annealing process is adapted to re-crystallize the first amorphous region and the second amorphous region.
- a second annealing process is performed.
- the stress-creating layer remains on the semiconductor substrate during the second annealing process.
- a method of forming a semiconductor structure comprises providing a semiconductor substrate comprising a first transistor element and a second transistor element.
- a stress-creating layer is formed over the first transistor element.
- the stress-creating layer does not cover the second transistor element.
- An annealing process is performed.
- the annealing process comprises irradiating the semiconductor substrate with laser radiation.
- the stress-creating layer remains on the semiconductor substrate during the annealing process.
- Figures Ia-Ib show schematic cross-sectional views of a semiconductor structure in stages of a method according to the state of the art.
- Figures 2a-2b show schematic cross-sectional views of a semiconductor structure in stages of a method according illustrative embodiments disclosed herein.
- a stress-creating layer is formed over a first transistor element provided in a semiconductor substrate.
- a second transistor element provided in the semiconductor substrate is not covered by the layer of the material.
- a first and a second annealing process are performed, wherein the layer of the material remains on the semiconductor substrate during both annealing processes.
- the second annealing process can be adapted to activate dopant materials in the transistor element.
- the second annealing process can comprise irradiating the semiconductor substrate with laser radiation.
- portions of the semiconductor substrate in the vicinity of a substrate thereof may be exposed to relatively high temperatures for a relatively short time.
- dopants may be activated, while the short duration of the second annealing process may substantially prevent or at least reduce a diffusion of dopant atoms.
- the presence of the layer of the material on the semiconductor substrate during the second annealing process reduces a relaxation of an intrinsic stress in a channel region of the first transistor element during the second annealing process.
- FIG. 2a shows a schematic cross-sectional view of a semiconductor structure 200 in a first stage of a manufacturing process according to an illustrative embodiment disclosed herein.
- the semiconductor structure 200 comprises a substrate 201.
- the substrate 201 may comprise a semiconductor material, for example, silicon. While, in some embodiments of the present invention, the substrate 201 can be a bulk silicon substrate, in other embodiments, the substrate 201 can be a silicon-on-insulator (SOI) substrate.
- SOI silicon-on-insulator
- a first transistor element 202 and a second transistor element 203 are formed in and on the substrate 201.
- a trench isolation structure 204 electrically isolates the first transistor element 202 and the second transistor element 203 from each other and from other circuit elements in the semiconductor structure 200.
- the first transistor element 202 comprises an active region 205 and a gate electrode 210.
- a gate insulation layer 221 separates the gate electrode 210 from a channel region 223 located in the substrate 201 below the gate electrode 210.
- the gate electrode 210 is flanked by inner sidewall spacers 209, 21 1 and outer sidewall spacers 208, 212.
- a source region 207 and a drain region 213 are formed adjacent the gate electrode 210.
- the second transistor element 203 comprises an active region 206, a gate electrode 217, a gate insulation layer 222, a channel region 224, inner sidewall spacers
- the first transistor element 202 and the second transistor element 203 can be formed by means of known methods of photolithography, etching, deposition, oxidation and ion implantation. In particular, advanced known methods of ion implantation may be employed in order to provide highly sophisticated dopant profiles in the source regions 207, 214 and the drain regions 213, 220, similar to those employed in the method of manufacturing a semiconductor structure according to the state of the art described above with reference to Figures Ia-Ib.
- the first transistor element 202 can be an N-type transistor and the second transistor element 203 can be a P-type transistor. In other embodiments, the first transistor element 202 can be a P-type transistor and the second transistor element 203 can be an N-type transistor.
- the first transistor element 202 may further comprise a source-side amorphous region 230 and a drain-side amorphous region 231.
- the second transistor element 203 may comprise a source-side amorphous region 232 and a drain-side amorphous region 233.
- the amorphous regions 230, 231, 232, 233 may be formed prior to the formation of the source regions 207, 214 and the drain regions 213, 220.
- the substrate 201 can be irradiated with an ion beam (not shown).
- the ion beam comprises ions of a non-doping element which do not contribute to the number of charge carriers in the substrate 201 material when they are incorporated into its crystal lattice.
- the non-doping element can be a noble gas, such as argon (Ar), xenon (Xe) or krypton (Kr).
- Typical implant energies and doses for the above- identified non-doping elements are in the range of approximately 30-600 keV and approximately 5 x l ⁇ ' 4 - 10 17 ions/cm 2 .
- the non-doping element can be an element of the fourth group of the periodic table of elements, e.g., silicon (Si) or germanium (Ge), which are iso-electronic to a silicon substrate.
- the ions push atoms in the substrate 201 away from their sites in the crystal lattice. Ion energy and ion flux of the ion beam and the time of exposure of the substrate 201 to the ion beam are adapted such that the long range order, and mostly the short range order, of the crystal lattice is lost and the material becomes amorphous.
- the amorphous regions 230, 231 , 232, 233 may be formed during the formation of the source regions 207, 214 and the drain regions 213, 220.
- implant energies and doses applied in the formation of the source regions 207, 214 and the drain regions 213, 220 may be adapted such that the long range order, and mostly the short range order, of the material of the substrate 201 in the source regions 207, 214 and the drain regions 213, 220 is lost and amorphous material is obtained.
- Amorphous materials may have a lower density than crystalline materials.
- amorphous silicon may have a lower density than crystalline silicon.
- a volume of the portions of the semiconductor substrate 201 in which the amorphous regions 230, 231 , 232, 233 are formed may increase during the amorphization process.
- a liner layer 225 and a stress-creating layer 226 are formed over the substrate 201.
- the liner layer 225 may comprise silicon dioxide and the stress-creating layer 226 may comprise silicon nitride.
- the liner layer 225 may comprise silicon nitride and the stress-creating layer 226 may comprise silicon dioxide.
- At least one of the liner layer 225 and the stress-creating layer 226 may comprise silicon oxynitride. While, in some embodiments, the stress-creating layer 226 may be substantially unstressed, in other embodiments, the stress-creating layer 226 may comprise a tensile or compressive intrinsic stress.
- Both the liner layer 225 and the stress-creating layer 226 can be formed by means of plasma enhanced chemical vapor deposition.
- plasma enhanced chemical vapor deposition the semiconductor structure 200 is provided in a reactor vessel.
- a reactant gas is supplied to the reactor vessel.
- the reactant gas comprises chemical compounds which may react chemically with each other.
- the material to be deposited is created.
- a radio-frequency alternating voltage and, optionally, a DC or low-frequency AC bias voltage may be applied between a first electrode provided in the reactor vessel and the semiconductor structure 200 or a second electrode located in the vicinity of the semiconductor structure 200.
- the radio-frequency alternating voltage and the bias voltage create a glow discharge in the reactant gas.
- reactive species such as ions, atoms or radicals, are generated from the reactant gas.
- relatively high reaction rates may be obtained at moderate temperatures, which may help reduce the thermal budget of the semiconductor structure 200.
- Properties of the stress-creating layer 226, in particular an intrinsic stress thereof, may be controlled by varying parameters of the plasma enhanced chemical vapor deposition process, such as temperature and pressure of the reactant gas, as well as power and frequency of the radio-frequency alternating voltage and the bias voltage.
- Parameter values which allow obtaining a stress-creating layer 226 having substantially no intrinsic stress or a stress-creating layer having a tensile or compressive intrinsic stress are known to persons skilled in the art or may be determined by means of routine experimentation.
- a portion of the stress-creating layer 226 over the second transistor element 203 is removed.
- a mask (not shown) comprising a photoresist may be formed over the first transistor element 202 by means of well-known methods of photolithography.
- an etching process for example a dry etching process, may be performed.
- An etchant used in the etching process may be adapted to etch the material of the stress-creating layer 226, leaving the material of the liner layer 225 substantially intact.
- the liner layer 225 may act as an etch stop layer, protecting the second transistor element 203 from being affected by the etchant.
- the mask may be removed after the etching process.
- the stress-creating layer 226 covers the first transistor element 202, but not the second transistor element 203.
- a first annealing process may be performed.
- the first annealing process may be adapted to induce a re-crystallization of the material in the amorphous regions 230, 231 , 232, 233.
- the first annealing process may be a rapid thermal annealing process.
- rapid thermal annealing the semiconductor structure 200 is exposed to an elevated temperature for a relatively short time.
- the rapid thermal annealing process may have a duration of about 30 seconds or less.
- the rapid thermal annealing process may have a duration of about 1 second or less.
- spike annealing processes wherein the semiconductor structure 200 is exposed to the elevated temperature for less than about 1 second are sometimes denoted as "spike annealing.”
- Rapid thermal annealing may be performed by irradiating the semiconductor structure 200 with electromagnetic radiation which may, for example, comprise light generated by means of one or more lamps.
- the first annealing process may comprise introducing the semiconductor structure 200 into an oven heated to an elevated temperature.
- a temperature to which the semiconductor structure 200 is heated in the annealing process can be adapted such that a re-crystallization of the material of the amorphous regions 230, 231 , 232, 233 occurs.
- the temperature applied in the first annealing process may be adapted to induce solid phase epitaxial re-growth of the material in the amorphous regions 230, 231,
- the first annealing process may be performed at a temperature of about 500°C or more.
- the re-crystallization of the material in the amorphous regions 230, 231 , 232, 233 may occur at temperatures which are lower than a temperature required in order to activate dopants introduced into the source regions 207, 214, 213, 220.
- a full activation of dopants may occur at temperatures of about 800-1000°C or more, while solid phase epitaxial re-growth may occur at temperatures of about 500 0 C or more.
- the first annealing process may be performed at a temperature less than about 800°C, at a temperature less than about 700 0 C or at a temperature less than about 600 0 C. More specifically, the first annealing process may be performed at a temperature in a range from about 500-800 0 C, at a temperature in a range from about
- performing the first annealing process at a relatively low temperature may help reduce a diffusion of dopant atoms in the source regions 207, 214 and in the drain regions 213, 220.
- dopant profiles created in the source regions 207, 214 and in the drain regions 213, 220 by means of ion implantation may be substantially maintained.
- the first annealing process may be performed at a temperature at which an activation of dopants in the source regions 207, 214 and in the drain regions 213, 220 may occur.
- a density of the material in the amorphous regions 230, 231 232, 233 may increase.
- the material in the amorphous regions 232, 233 may, without restraint, substantially shrink in the re-crystallization process. Hence, the material in the amorphous regions 232, 233 may remain substantially unstressed.
- the presence of the stress-creating layer 226 may have an influence on the shrinkage of the material in the amorphous region 230, 231.
- the stress- creating layer 226 may prevent or reduce a reduction of the volume of the material in the amorphous regions 230, 231 , since the material of the amorphous regions 230, 231 adheres to the stress-creating layer 226, and a stiffness of the stress-creating layer 226 may prevent or reduce a deformation of the stress-creating layer 226.
- atoms of the material of the substrate 201 may arrange at a distance which is greater than the lattice constant of the material of the substrate 201 in a bulk crystal.
- an intrinsic tensile stress may be created in the source region 207 and the drain region 213.
- the drain region 213 may have an influence on portions of the substrate 201 in the vicinity of the source region 207 and the drain region 213, in particular on the channel region 223.
- a tensile stress may be created in the channel region 223.
- the tensile stress may be employed to increase the mobility of electrons in the channel region 223. This can help to improve the performance of the first transistor element 202, in particular in embodiments wherein the first transistor element 202 is an N-type transistor.
- the intrinsic stress created in the source region 207 and the drain region 213, as well as the stress created in the channel region 223 of the first transistor element 202, may be influenced by an intrinsic stress of the stress-creating layer 226.
- an intrinsic tensile or compressive stress of the stress- creating layer 226 may be controlled by varying parameters of a deposition process employed in the formation of the stress-creating layer 226.
- a tensile stress of the stress-creating layer 226 may enhance the tensile stress created in the source region 207, the drain region 213 and the channel region 223, a compressive stress of the stress-creating layer 226 can reduce the tensile stress created in the source region 207, the drain region 213 and the channel region 223 or may even lead to a formation of a compressive stress in these regions.
- a compressive stress in the channel region 223 may enhance the mobility of holes. This may help to improve the performance of the first transistor element 202, in particular in embodiments wherein the first transistor element 202 comprises a P-type transistor.
- Figure 2b shows a schematic cross-sectional view of the semiconductor structure 200 in a later stage of the manufacturing process. After the first annealing process, a second annealing process is performed.
- the stress-creating layer 226 may remain on the substrate 201 during the second annealing process.
- the second annealing process may comprise irradiating the semiconductor structure 200 with laser radiation, as indicated by arrows 227 in Figure 2b.
- an absorption layer 228 may be formed over the semiconductor structure 200 before the second annealing process.
- a material of the absorption layer 228 and a wavelength of the laser radiation 227 are adapted such that the laser radiation 227 is strongly absorbed in the absorption layer 228.
- the absorption layer 228 may comprise silicon. As persons skilled in the art know, silicon has a relatively high absorption coefficient for light having wavelengths in the ultraviolet range. In other embodiments, the absorption layer 228 may comprise carbon, for example in the form of diamond-like carbon having a relatively high absorption coefficient for light having wavelengths in the visual or ultraviolet range. Other materials may be employed as well.
- the laser radiation 227 may be substantially absorbed in the absorption layer 228. Thus, the abso ⁇ tion layer 228 is heated to a relatively high temperature.
- the heat of the absorption layer 228 is then transmitted to the substrate 201 , in particular to the source regions 207, 214 and the drain regions 213, 220, by heat conduction through the stress-creating layer 226 and the liner layer 225.
- Silicon nitride has a relatively high heat conductance.
- the stress-creating layer 226 comprises silicon nitride
- heat generated in portions of the abso ⁇ tion layer 228 over the first transistor element 202 may be efficiently transferred to the source region 207 and the drain region 213.
- potential non- uniformities of the heating of the semiconductor structure 200 which might be caused by the presence of the stress-creating layer 226 may be substantially avoided or at least reduced.
- the abso ⁇ tion layer 228 may be omitted.
- properties of the stress-creating layer 226 and the wavelength of the laser radiation 227 may be adapted such that a relatively large fraction of the laser radiation 227 is transmitted through the stress-creating layer 226.
- the transmission of the laser radiation 227 through the stress-creating layer 226 may be influenced both by an abso ⁇ tion of the laser radiation 227 in the stress-creating layer 226 and by a reflection of the laser radiation 227 by the stress-creating layer 226.
- the abso ⁇ tion of the laser radiation 227 in the stress-creating layer 226 may be controlled by an adaptation of the wavelength of the laser radiation and the material composition of the stress-creating layer
- the stress-creating layer 226, when comprising silicon dioxide and/or silicon oxynitride, may have a low abso ⁇ tion coefficient for radiation in the visual and near ultraviolet wavelength range.
- the reflection of light by the stress-creating layer 226 can be controlled by adapting a thickness of the stress-creating layer 226 such that a predetermined phase difference is introduced between laser radiation
- the thickness of the stress-creating layer 226 can be adapted such that destructive interference is obtained.
- a reflection of the laser radiation 227 may be significantly reduced.
- a reflection of the laser radiation may also occur at a portion of the liner layer 225 exposed over the second transistor element 203.
- the thickness of the stress-creating layer 226 may be adapted such that a reflectivity of the stress-creating layer 226 formed over the first transistor element 202 is substantially equal to a reflectivity of the portion of the liner layer 225 formed over the second transistor element 203.
- an amount of energy introduced by the laser radiation 227 into the first transistor element 202 may be made substantially equal to an amount of energy introduced into the second transistor element 203.
- An intensity of the laser radiation 227 provided in the second annealing process may be adapted such that portions of the substrate 201 at the surface thereof, in particular the source regions 207, 214 and the drain regions 213, 220, are heated to a predetermined temperature.
- the second annealing process may be adapted such that a temperature sufficient for the activation of dopants in the source regions 207, 214 and in the drain regions 213, 220 is obtained.
- the second annealing process can be adapted such that a temperature greater than about 800 0 C, in particular a temperature greater than about 1000°C, is obtained.
- a duration of the second annealing process may be adapted such that a diffusion of dopants in the source regions 207, 214 and the drain regions 213, 220 may be substantially avoided. For example, the duration may be less than approximately 1 ms.
- the second annealing process may comprise a rapid thermal annealing instead of the irradiation of the semiconductor structure 200 with the laser radiation 227 or in addition to the irradiation of the semiconductor structure 200 with the laser radiation 227.
- the intrinsic stress in the source region 207, the drain region 213 and the channel region 223 may even be enhanced in the second r annealing process, since the second annealing process may lead to a healing of lattice defects in the source region 207 and the drain region 213. Since the presence of lattice defects may lead to a reduction of the intrinsic stress, the healing of such lattice defects may increase the intrinsic stress.
- the absorption layer 228, the stress-creating layer 226 and the liner layer 225 may be removed.
- etching processes well known to persons skilled in the art may be employed.
- known wet etch processes may be used.
- the intrinsic stress created in the source region 207, the drain region 213 and the channel region 223 may be maintained at least partially after the removal of the stress-creating layer 226.
- suicide regions which may, for example, comprise a cobalt suicide and/or a nickel suicide may be formed in the source regions 207, 214 and the drain regions 213, 220.
- a refractory metal such as cobalt and/or nickel may be deposited over the semiconductor structure 200.
- a third annealing process may be performed in order to initiate a chemical reaction between the refractory metal and the silicon in the source regions 207, 214 and the drain regions 213, 220.
- the third annealing process may be performed at a temperature of less than about 800 0 C.
- a first and a second annealing process are performed.
- the first annealing process may be omitted.
- a single annealing process which comprises irradiating the semiconductor structure 200 with laser radiation, similar to the second annealing process described above with reference to Figure 2b, may be performed.
- This annealing process may be adapted to both induce a re-crystallization of the material in the amorphous regions 230, 231 and to activate dopants in the source regions 207, 214 and in the drain regions 213, 220.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007800406371A CN101584038B (en) | 2006-10-31 | 2007-10-26 | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region |
KR1020097010568A KR101365714B1 (en) | 2006-10-31 | 2007-10-26 | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region |
JP2009535279A JP5214620B2 (en) | 2006-10-31 | 2007-10-26 | Method of forming a semiconductor structure with a field effect transistor having a stressed channel region |
GB0908632A GB2456712B (en) | 2006-10-31 | 2007-10-26 | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102006051494.7 | 2006-10-31 | ||
DE102006051494A DE102006051494B4 (en) | 2006-10-31 | 2006-10-31 | A method of forming a semiconductor structure comprising a strained channel field field effect transistor |
US11/750,816 US7772077B2 (en) | 2006-10-31 | 2007-05-18 | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region |
US11/750,816 | 2007-05-18 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008054679A1 true WO2008054679A1 (en) | 2008-05-08 |
Family
ID=39186978
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/022682 WO2008054679A1 (en) | 2006-10-31 | 2007-10-26 | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2008054679A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109727864A (en) * | 2017-10-30 | 2019-05-07 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6689671B1 (en) * | 2002-05-22 | 2004-02-10 | Advanced Micro Devices, Inc. | Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate |
US20050023577A1 (en) * | 2003-06-17 | 2005-02-03 | Takayuki Ito | Semiconductor device including a semiconductor substrate formed with a shallow impurity region, and a fabrication method for the same |
US20050199958A1 (en) * | 2004-03-10 | 2005-09-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for selectively stressing MOSFETs to improve charge carrier mobility |
US20060099745A1 (en) * | 2004-11-05 | 2006-05-11 | Ju-Wang Hsu | Method for forming integrated advanced semiconductor device using sacrificial stress layer |
US20060228847A1 (en) * | 2005-03-30 | 2006-10-12 | Yi-Cheng Liu | Method of manufacturing mos transistors |
US20060234455A1 (en) * | 2005-04-19 | 2006-10-19 | Chien-Hao Chen | Structures and methods for forming a locally strained transistor |
-
2007
- 2007-10-26 WO PCT/US2007/022682 patent/WO2008054679A1/en active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6689671B1 (en) * | 2002-05-22 | 2004-02-10 | Advanced Micro Devices, Inc. | Low temperature solid-phase epitaxy fabrication process for MOS devices built on strained semiconductor substrate |
US20050023577A1 (en) * | 2003-06-17 | 2005-02-03 | Takayuki Ito | Semiconductor device including a semiconductor substrate formed with a shallow impurity region, and a fabrication method for the same |
US20050199958A1 (en) * | 2004-03-10 | 2005-09-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for selectively stressing MOSFETs to improve charge carrier mobility |
US20060099745A1 (en) * | 2004-11-05 | 2006-05-11 | Ju-Wang Hsu | Method for forming integrated advanced semiconductor device using sacrificial stress layer |
US20060228847A1 (en) * | 2005-03-30 | 2006-10-12 | Yi-Cheng Liu | Method of manufacturing mos transistors |
US20060234455A1 (en) * | 2005-04-19 | 2006-10-19 | Chien-Hao Chen | Structures and methods for forming a locally strained transistor |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109727864A (en) * | 2017-10-30 | 2019-05-07 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7772077B2 (en) | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region | |
US8143133B2 (en) | Technique for enhancing dopant profile and channel conductivity by millisecond anneal processes | |
US7354836B2 (en) | Technique for forming a strained transistor by a late amorphization and disposable spacers | |
US7659213B2 (en) | Transistor having an embedded tensile strain layer with reduced offset to the gate electrode and a method for forming the same | |
US7608499B2 (en) | Semiconductor structure comprising field effect transistors with stressed channel regions and method of forming the same | |
US7863171B2 (en) | SOI transistor having a reduced body potential and a method of forming the same | |
US7964458B2 (en) | Method for forming a strained transistor by stress memorization based on a stressed implantation mask | |
US8110487B2 (en) | Method of creating a strained channel region in a transistor by deep implantation of strain-inducing species below the channel region | |
JP5537546B2 (en) | CMOS device with MOS transistors having concave drain and source areas and non-conformal metal silicide regions | |
US7745334B2 (en) | Technique for locally adapting transistor characteristics by using advanced laser/flash anneal techniques | |
US8836036B2 (en) | Method for fabricating semiconductor devices using stress engineering | |
US9646838B2 (en) | Method of forming a semiconductor structure including silicided and non-silicided circuit elements | |
US7790537B2 (en) | Method for creating tensile strain by repeatedly applied stress memorization techniques | |
US7906385B2 (en) | Method for selectively forming strain in a transistor by a stress memorization technique without adding additional lithography steps | |
US20140361335A1 (en) | Device including a transistor having a stressed channel region and method for the formation thereof | |
US7923338B2 (en) | Increasing stress transfer efficiency in a transistor by reducing spacer width during the drain/source implantation sequence | |
US7723195B2 (en) | Method of forming a field effect transistor | |
US7316975B2 (en) | Method of forming sidewall spacers | |
WO2008016505A1 (en) | Method for forming a strained transistor by stress memorization based on a stressed implantation mask | |
WO2008054679A1 (en) | Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region | |
WO2007126807A1 (en) | An soi transistor having a reduced body potential and a method of forming the same | |
US20050124129A1 (en) | Method of fabrication of silicon-gate MIS transistor | |
KR20120092948A (en) | Method for fabricating a dual polygate in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780040637.1 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07852965 Country of ref document: EP Kind code of ref document: A1 |
|
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 2009535279 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 0908632 Country of ref document: GB Kind code of ref document: A Free format text: PCT FILING DATE = 20071026 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 0908632.3 Country of ref document: GB |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020097010568 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 07852965 Country of ref document: EP Kind code of ref document: A1 |