WO2008133980A3 - System and method for multi-port read and write operations - Google Patents

System and method for multi-port read and write operations Download PDF

Info

Publication number
WO2008133980A3
WO2008133980A3 PCT/US2008/005336 US2008005336W WO2008133980A3 WO 2008133980 A3 WO2008133980 A3 WO 2008133980A3 US 2008005336 W US2008005336 W US 2008005336W WO 2008133980 A3 WO2008133980 A3 WO 2008133980A3
Authority
WO
WIPO (PCT)
Prior art keywords
write operations
port read
data paths
bits
register
Prior art date
Application number
PCT/US2008/005336
Other languages
French (fr)
Other versions
WO2008133980A2 (en
Inventor
John W Rible
Original Assignee
Vns Portfolio Llc
John W Rible
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vns Portfolio Llc, John W Rible filed Critical Vns Portfolio Llc
Publication of WO2008133980A2 publication Critical patent/WO2008133980A2/en
Publication of WO2008133980A3 publication Critical patent/WO2008133980A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/35—Indirect addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units

Abstract

A computer (12) having multiple data paths (38a-d) connecting to other devices, which may be similar computers. A register (40d) is provided that has bits (110) programmatically settable to address each of the data paths such that the computer can communicate via multiple of the data paths based on which bits are concurrently set in the register. Optionally, multiple of the computers can be connected in series (termed a pipeline') or to form an array (10).
PCT/US2008/005336 2007-04-27 2008-04-25 System and method for multi-port read and write operations WO2008133980A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/741,649 2007-04-27
US11/741,649 US7555637B2 (en) 2007-04-27 2007-04-27 Multi-port read/write operations based on register bits set for indicating select ports and transfer directions

Publications (2)

Publication Number Publication Date
WO2008133980A2 WO2008133980A2 (en) 2008-11-06
WO2008133980A3 true WO2008133980A3 (en) 2008-12-24

Family

ID=39591084

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2008/005336 WO2008133980A2 (en) 2007-04-27 2008-04-25 System and method for multi-port read and write operations

Country Status (7)

Country Link
US (1) US7555637B2 (en)
EP (1) EP1986093A1 (en)
JP (1) JP2009009550A (en)
KR (1) KR20080096484A (en)
CN (2) CN101295241A (en)
TW (1) TW200905556A (en)
WO (1) WO2008133980A2 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2398446B (en) * 2003-02-12 2006-06-07 Snell & Wilcox Ltd Image processing
US7937557B2 (en) * 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
US7904695B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous power saving computer
US7966481B2 (en) 2006-02-16 2011-06-21 Vns Portfolio Llc Computer system and method for executing port communications without interrupting the receiving computer
US7904615B2 (en) 2006-02-16 2011-03-08 Vns Portfolio Llc Asynchronous computer communication
US11397814B2 (en) * 2019-03-25 2022-07-26 Micron Technology, Inc. Local ledger block chain for secure electronic control unit updates
US11349636B2 (en) 2019-03-25 2022-05-31 Micron Technology, Inc. Local ledger block chain for secure updates

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6845412B1 (en) * 2001-11-07 2005-01-18 Lsi Logic Corporation Method and system for a host processor to broadcast data to instruction or data memories of several processors in a multi-processor integrated circuit

Family Cites Families (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3757306A (en) 1971-08-31 1973-09-04 Texas Instruments Inc Computing systems cpu
US4107773A (en) 1974-05-13 1978-08-15 Texas Instruments Incorporated Advanced array transform processor with fixed/floating point formats
US4215422A (en) 1978-05-22 1980-07-29 International Business Machines Corporation Selectively modifiable phrase storage for a typewriter
US4298932A (en) 1979-06-11 1981-11-03 International Business Machines Corporation Serial storage subsystem for a data processor
US4462074A (en) 1981-11-19 1984-07-24 Codex Corporation Do loop circuit
US4821231A (en) 1983-04-18 1989-04-11 Motorola, Inc. Method and apparatus for selectively evaluating an effective address for a coprocessor
US4589067A (en) 1983-05-27 1986-05-13 Analogic Corporation Full floating point vector processor with dynamically configurable multifunction pipelined ALU
JPS60204149A (en) 1984-03-29 1985-10-15 Mitsubishi Electric Corp Data transmission equipment
JPH0731603B2 (en) 1984-11-21 1995-04-10 ノビツクス FORTH specific language microprocessor
US4984151A (en) 1985-03-01 1991-01-08 Advanced Micro Devices, Inc. Flexible, next-address generation microprogram sequencer
EP0227319A3 (en) 1985-12-26 1989-11-02 Analog Devices, Inc. Instruction cache memory
US5053952A (en) 1987-06-05 1991-10-01 Wisc Technologies, Inc. Stack-memory-based writable instruction set computer having a single data bus
US5029124A (en) * 1988-05-17 1991-07-02 Digital Equipment Corporation Method and apparatus for providing high speed parallel transfer of bursts of data
DE3937807C2 (en) 1988-11-19 1995-04-06 Vaillant Joh Gmbh & Co Method for transferring data between two sending and receiving stations
JPH0769791B2 (en) 1988-12-21 1995-07-31 三菱電機株式会社 Microprocessor
DE3901457A1 (en) 1989-01-19 1990-08-02 Strahlen Umweltforsch Gmbh METHOD FOR ADDRESS AREA MONITORING IN REAL-TIME DATA PROCESSING DEVICES
CA2019299C (en) 1989-06-22 2002-01-15 Steven Frank Multiprocessor system with multiple instruction sources
US5440749A (en) 1989-08-03 1995-08-08 Nanotronics Corporation High performance, low cost microprocessor architecture
DE58908974D1 (en) 1989-11-21 1995-03-16 Itt Ind Gmbh Deutsche Data controlled array processor.
DE4019040A1 (en) 1990-06-14 1991-12-19 Philips Patentverwaltung MULTIPLE COMPUTER SYSTEM
US5826101A (en) 1990-09-28 1998-10-20 Texas Instruments Incorporated Data processing device having split-mode DMA channel
US5390304A (en) 1990-09-28 1995-02-14 Texas Instruments, Incorporated Method and apparatus for processing block instructions in a data processor
US5590345A (en) 1990-11-13 1996-12-31 International Business Machines Corporation Advanced parallel array processor(APAP)
JP3102027B2 (en) 1990-11-20 2000-10-23 日本電気株式会社 Nesting management mechanism for loop control
US5218682A (en) 1991-05-10 1993-06-08 Chrysler Corporation Two-way handshake circuit and method for communication between processors
DE69229657T2 (en) 1991-06-19 1999-12-02 Hewlett Packard Co Co-processor supporting architecture for a processor that has no additional processor capability
DE69233493T2 (en) 1991-07-08 2005-07-28 Seiko Epson Corp. RISC processor with extensible architecture
JPH0581216A (en) 1991-09-20 1993-04-02 Hitachi Ltd Parallel processor
CA2078315A1 (en) 1991-09-20 1993-03-21 Christopher L. Reeve Parallel processing apparatus and method for utilizing tiling
GB2267588B (en) 1992-06-06 1996-03-20 Motorola Inc FIFO memory system
EP0583089B1 (en) 1992-08-12 2000-01-26 Advanced Micro Devices, Inc. Instruction decoder
US5473271A (en) 1993-02-09 1995-12-05 Dallas Semiconductor Corporation Microprocessor output driver
CA2129882A1 (en) 1993-08-12 1995-02-13 Soheil Shams Dynamically reconfigurable interprocessor communication network for simd multiprocessors and apparatus implementing same
US5535417A (en) 1993-09-27 1996-07-09 Hitachi America, Inc. On-chip DMA controller with host computer interface employing boot sequencing and address generation schemes
US5893148A (en) 1994-03-03 1999-04-06 International Business Machines Corporation System and method for allocating cache memory storage space
US6173387B1 (en) 1994-05-11 2001-01-09 Intel Corporation Interleaved exchange in a network mesh
JPH0863355A (en) 1994-08-18 1996-03-08 Mitsubishi Electric Corp Program controller and program control method
US5706491A (en) 1994-10-18 1998-01-06 Cyrix Corporation Branch processing unit with a return stack including repair using pointers from different pipe stages
US5692197A (en) 1995-03-31 1997-11-25 Sun Microsystems, Inc. Method and apparatus for reducing power consumption in a computer network without sacrificing performance
US5727194A (en) 1995-06-07 1998-03-10 Hitachi America, Ltd. Repeat-bit based, compact system and method for implementing zero-overhead loops
EP0870226B1 (en) 1995-10-06 2003-05-21 Patriot Scientific Corporation Risc microprocessor architecture
US5854760A (en) 1995-11-10 1998-12-29 Nippon Telegraph And Telephone Corporation Two-dimensional PE array, content addressable memory, data transfer method and mathematical morphology processing method
US5752259A (en) 1996-03-26 1998-05-12 Advanced Micro Devices, Inc. Instruction cache configured to provide instructions to a microprocessor having a clock cycle time less than a cache access time of said instruction cache
US5784602A (en) 1996-10-08 1998-07-21 Advanced Risc Machines Limited Method and apparatus for digital signal processing for integrated circuit architecture
US5911082A (en) 1997-02-25 1999-06-08 Audio Digitalimaging Inc. Parallel processing building block chip
GB9704068D0 (en) 1997-02-27 1997-04-16 Sgs Thomson Microelectronics Trigger sequencing controller
US6003128A (en) 1997-05-01 1999-12-14 Advanced Micro Devices, Inc. Number of pipeline stages and loop length related counter differential based end-loop prediction
US6023753A (en) 1997-06-30 2000-02-08 Billion Of Operations Per Second, Inc. Manifold array processor
US6381682B2 (en) 1998-06-10 2002-04-30 Compaq Information Technologies Group, L.P. Method and apparatus for dynamically sharing memory in a multiprocessor system
US6101598A (en) 1997-11-14 2000-08-08 Cirrus Logic, Inc. Methods for debugging a multiprocessor system
US6085304A (en) 1997-11-28 2000-07-04 Teranex, Inc. Interface for processing element array
US6173389B1 (en) 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
US6112296A (en) 1997-12-18 2000-08-29 Advanced Micro Devices, Inc. Floating point stack manipulation using a register map and speculative top of stack values
KR100252136B1 (en) 1997-12-29 2000-04-15 윤종용 Circuit for controlling execution of repetition structure in a dsp chip
US6219783B1 (en) 1998-04-21 2001-04-17 Idea Corporation Method and apparatus for executing a flush RS instruction to synchronize a register stack with instructions executed by a processor
US6449709B1 (en) 1998-06-02 2002-09-10 Adaptec, Inc. Fast stack save and restore system and method
US7028163B2 (en) 1998-06-22 2006-04-11 Samsung Electronics, Co., Ltd. Apparatus for controlling multi-word stack operations using a multi-bank stack in digital data processors
US6353880B1 (en) 1998-07-22 2002-03-05 Scenix Semiconductor, Inc. Four stage pipeline processing for a microcontroller
US6219685B1 (en) 1998-09-04 2001-04-17 Intel Corporation Method to detect IEEE overflow and underflow conditions
US6148392A (en) 1998-09-08 2000-11-14 Hyundai Electronics Industries Co., Ltd. Low power implementation of an asynchronous stock having a constant response time
EP0992896A1 (en) 1998-10-06 2000-04-12 Texas Instruments Inc. Pipeline protection
US6507649B1 (en) 1998-12-18 2003-01-14 Ericsson Inc. Mechanism and method for distributing ISUP stacks over multiple loosely coupled processors
SE514785C2 (en) 1999-01-18 2001-04-23 Axis Ab Processor and method for executing instructions from multiple instruction sources
FR2789501B1 (en) 1999-02-09 2001-04-13 St Microelectronics Sa METHOD AND DEVICE FOR REDUCING THE CONSUMPTION OF A MICROCONTROLLER
US6427204B1 (en) 1999-06-25 2002-07-30 International Business Machines Corporation Method for just in-time delivery of instructions in a data processing system
ATE466330T1 (en) 1999-08-30 2010-05-15 Ip Flex Inc DATA PROCESSOR
US6665793B1 (en) 1999-12-28 2003-12-16 Institute For The Development Of Emerging Architectures, L.L.C. Method and apparatus for managing access to out-of-frame Registers
WO2001063434A1 (en) 2000-02-24 2001-08-30 Bops, Incorporated Methods and apparatus for dual-use coprocessing/debug interface
US6725361B1 (en) 2000-06-16 2004-04-20 Transmeta Corporation Method and apparatus for emulating a floating point stack in a translation process
GB2370381B (en) 2000-12-19 2003-12-24 Picochip Designs Ltd Processor architecture
DE10102202A1 (en) 2001-01-18 2002-08-08 Infineon Technologies Ag Microprocessor circuit for portable data carriers
US7155602B2 (en) 2001-04-30 2006-12-26 Src Computers, Inc. Interface for integrating reconfigurable processors into a general purpose computing system
US6938253B2 (en) 2001-05-02 2005-08-30 Portalplayer, Inc. Multiprocessor communication system and method
US6874079B2 (en) 2001-07-25 2005-03-29 Quicksilver Technology Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks
JP3900359B2 (en) 2001-08-22 2007-04-04 アデランテ テクノロジーズ ベスローテン フェンノートシャップ Pipelined processor and instruction loop execution method
JP3656587B2 (en) 2001-10-01 2005-06-08 日本電気株式会社 Parallel operation processor, operation control method and program
US6959372B1 (en) 2002-02-19 2005-10-25 Cogent Chipware Inc. Processor cluster architecture and associated parallel processing methods
US6948040B2 (en) 2002-05-17 2005-09-20 Samsung Electronics Co., Ltd. System and method for synchronizing a plurality of processors in a processor array
JP3509023B2 (en) 2002-06-26 2004-03-22 沖電気工業株式会社 Loop control circuit and loop control method
US7237045B2 (en) 2002-06-28 2007-06-26 Brocade Communications Systems, Inc. Apparatus and method for storage processing through scalable port processors
US6825843B2 (en) 2002-07-18 2004-11-30 Nvidia Corporation Method and apparatus for loop and branch instructions in a programmable graphics pipeline
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
JP3987784B2 (en) 2002-10-30 2007-10-10 Ｎｅｃエレクトロニクス株式会社 Array type processor
US7079046B2 (en) * 2003-03-28 2006-07-18 Yokogawa Electric Corporation Multi-point data acquisition apparatus
US7613900B2 (en) 2003-03-31 2009-11-03 Stretch, Inc. Systems and methods for selecting input/output configuration in an integrated circuit
US7937557B2 (en) 2004-03-16 2011-05-03 Vns Portfolio Llc System and method for intercommunication between computers in an array
JP4610218B2 (en) 2004-03-30 2011-01-12 ルネサスエレクトロニクス株式会社 Information processing device
US7269805B1 (en) 2004-04-30 2007-09-11 Xilinx, Inc. Testing of an integrated circuit having an embedded processor
US7392366B2 (en) 2004-09-17 2008-06-24 International Business Machines Corp. Adaptive fetch gating in multithreaded processors, fetch control and method of controlling fetches
US7330964B2 (en) 2005-11-14 2008-02-12 Texas Instruments Incorporated Microprocessor with independent SIMD loop buffer
EP1821211A3 (en) 2006-02-16 2008-06-18 Technology Properties Limited Cooperative multitasking method in a multiprocessor system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6845412B1 (en) * 2001-11-07 2005-01-18 Lsi Logic Corporation Method and system for a host processor to broadcast data to instruction or data memories of several processors in a multi-processor integrated circuit

Also Published As

Publication number Publication date
US20080270648A1 (en) 2008-10-30
CN101295241A (en) 2008-10-29
WO2008133980A2 (en) 2008-11-06
KR20080096484A (en) 2008-10-30
US7555637B2 (en) 2009-06-30
CN101295242A (en) 2008-10-29
EP1986093A1 (en) 2008-10-29
TW200905556A (en) 2009-02-01
JP2009009550A (en) 2009-01-15

Similar Documents

Publication Publication Date Title
WO2007134247A3 (en) Dynamic cell bit resolution
WO2008133980A3 (en) System and method for multi-port read and write operations
WO2006130667A3 (en) Modeling of a multiprocessor system
TW200703357A (en) Data input and data output control device and method
TW200641903A (en) Solid state disk controller apparatus
WO2008024850A3 (en) System and method for providing high availability data
WO2005114645A3 (en) System and method for a universal data write unit
EP1942424A3 (en) Background data transmission between media device and host device
TW200625101A (en) Backup/restore system and method thereof
WO2010030067A3 (en) Method for generating electromagnetic waves using software
WO2007117746A3 (en) Data processing system having address translation bypass and method therefor
JP2007272895A5 (en)
TW200638432A (en) Off-chip data relocation
AU2003288584A1 (en) Connecting multiple test access port controllers through a single test access port
WO2006064497A3 (en) A method of handling limitations on the order of writing to a non-volatile memory
WO2007135522A3 (en) Mass storage device, in particular of the usb type, and related method for transferring data
EP1785995A4 (en) Data processing method, information recording medium manufacturing management system, recording data generation device and method, and computer program
WO2008087640A3 (en) Secure archive
WO2010111071A3 (en) Solid state drive with improved read variability
TW200703362A (en) Memory modules and memory systems having the same
WO2006014395A3 (en) Memory systems and methods
EP1887471A3 (en) Duplex system and processor switsching method
WO2006120225A3 (en) Dumping data in processing systems to a shared storage
WO2011062680A3 (en) Memory device and method thereof
GB2467705A (en) Modifying system routing information in link based systems

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08743284

Country of ref document: EP

Kind code of ref document: A2

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
NENP Non-entry into the national phase

Ref country code: DE

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
122 Ep: pct application non-entry in european phase

Ref document number: 08743284

Country of ref document: EP

Kind code of ref document: A2