WO2011003057A3 - Method of forming monolithic cmos-mems hybrid integrated, packaged structures - Google Patents

Method of forming monolithic cmos-mems hybrid integrated, packaged structures Download PDF

Info

Publication number
WO2011003057A3
WO2011003057A3 PCT/US2010/040890 US2010040890W WO2011003057A3 WO 2011003057 A3 WO2011003057 A3 WO 2011003057A3 US 2010040890 W US2010040890 W US 2010040890W WO 2011003057 A3 WO2011003057 A3 WO 2011003057A3
Authority
WO
WIPO (PCT)
Prior art keywords
applying
chip
layer
semiconductor substrate
forming
Prior art date
Application number
PCT/US2010/040890
Other languages
French (fr)
Other versions
WO2011003057A2 (en
Inventor
Krishna G. Kumar
Nishit A. Choksi
Joseph M. Chalil
Original Assignee
Advanced Microfab, LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Microfab, LLC filed Critical Advanced Microfab, LLC
Publication of WO2011003057A2 publication Critical patent/WO2011003057A2/en
Publication of WO2011003057A3 publication Critical patent/WO2011003057A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00222—Integrating an electronic processing unit with a micromechanical structure
    • B81C1/0023—Packaging together an electronic processing unit die and a micromechanical structure die
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00222—Integrating an electronic processing unit with a micromechanical structure
    • B81C1/00238—Joining a substrate with an electronic processing unit and a substrate with a micromechanical structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor

Abstract

A method of forming Monolithic CMOS-MEMS hybrid integrated, packaged structures includes the steps of providing: providing at least one semiconductor substrate having a CMOS device area including dielectric layers and metallization layers; applying at least one protective layer overlying the CMOS device area; forming at least one opening on the protective layer and patterning the dielectric and metallization layers to access the semiconductor substrate; forming at least one opening on the semiconductor substrate by etching the dielectric and metallization layers; applying at least one filler layer in the at least one opening on the semiconductor substrate; positioning at least one chip on the filler layer, the chip including a prefabricated front face and a bare backside; applying a first insulating layer covering the front face of the chip providing continuity from the semiconductor substrate to the chip; forming at least one via opening on the insulating layer covering the chip to access at least one contact area; applying at least one metallization layer overlying the insulating layer on the substrate and the chip connecting the metallization layer on the substrate to the at least one another contact area on the chip; applying a second insulating layer overlying the metallization layer on the at least one chip; applying at least one interfacial layer; applying at least one rigid substrate overlying the interfacial layer; and applying at least one secondary protective layer overlying the rigid substrate.
PCT/US2010/040890 2009-07-02 2010-07-02 Method of forming monolithic cmos-mems hybrid integrated, packaged structures WO2011003057A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/497,107 US7989248B2 (en) 2009-07-02 2009-07-02 Method of forming monolithic CMOS-MEMS hybrid integrated, packaged structures
US12/497,107 2009-07-02

Publications (2)

Publication Number Publication Date
WO2011003057A2 WO2011003057A2 (en) 2011-01-06
WO2011003057A3 true WO2011003057A3 (en) 2011-04-14

Family

ID=43411773

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2010/040890 WO2011003057A2 (en) 2009-07-02 2010-07-02 Method of forming monolithic cmos-mems hybrid integrated, packaged structures

Country Status (2)

Country Link
US (1) US7989248B2 (en)
WO (1) WO2011003057A2 (en)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8878312B2 (en) * 2011-03-01 2014-11-04 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical bypass structure for MEMS device
US9254992B2 (en) * 2012-07-27 2016-02-09 Tao Ju Method of making a MEMS gyroscope having a magnetic source and a magnetic sensing mechanism
ITTO20120827A1 (en) * 2012-09-24 2014-03-25 St Microelectronics Srl INSULATION AT SLICE LEVEL OF AN INTEGRATED MEMS DEVICE AND ITS MANUFACTURING PROCEDURE
KR102007258B1 (en) * 2012-11-21 2019-08-05 삼성전자주식회사 Method of fabricating optoelectronic substrate
FR3008690B1 (en) * 2013-07-22 2016-12-23 Commissariat Energie Atomique DEVICE COMPRISING A FLUID CHANNEL PROVIDED WITH AT LEAST ONE MICRO OR NANOELECTRONIC SYSTEM AND METHOD OF MAKING SUCH A DEVICE
US9379069B2 (en) * 2014-04-25 2016-06-28 Taiwan Semiconductor Manufacturing Company Limited Semiconductor arrangement comprising transmission line surrounded by magnetic layer
EP3920200A1 (en) * 2014-05-05 2021-12-08 3D Glass Solutions, Inc. 2d and 3d inductors antenna and transformers fabricating photoactive substrates
EP3226822A4 (en) 2014-12-05 2018-08-22 Egg Medical, Inc. A multimodality medical procedure mattress-based device
US10070533B2 (en) 2015-09-30 2018-09-04 3D Glass Solutions, Inc. Photo-definable glass with integrated electronics and ground plane
AU2017223993B2 (en) 2016-02-25 2019-07-04 3D Glass Solutions, Inc. 3D capacitor and capacitor array fabricating photoactive substrates
WO2017177171A1 (en) 2016-04-08 2017-10-12 3D Glass Solutions, Inc. Methods of fabricating photosensitive substrates suitable for optical coupler
US10556791B2 (en) * 2016-07-19 2020-02-11 King Abdulaziz City For Science And Technology CMOS compatible capacitive absolute pressure sensors
JP7150342B2 (en) 2017-04-28 2022-10-11 スリーディー グラス ソリューションズ，インク RF circulator
WO2019010045A1 (en) 2017-07-07 2019-01-10 3D Glass Solutions, Inc. 2d and 3d rf lumped element devices for rf system in a package photoactive glass substrates
US10312185B2 (en) * 2017-10-05 2019-06-04 Texas Instrument Incorporated Inductively coupled microelectromechanical system resonator
EP3724946A4 (en) 2017-12-15 2020-12-30 3D Glass Solutions, Inc. Coupled transmission line resonate rf filter
JP7226832B2 (en) 2018-01-04 2023-02-21 スリーディー グラス ソリューションズ，インク Impedance-matching conductive structures for high-efficiency RF circuits
EP3643148A4 (en) 2018-04-10 2021-03-31 3D Glass Solutions, Inc. Rf integrated power condition capacitor
US10903545B2 (en) 2018-05-29 2021-01-26 3D Glass Solutions, Inc. Method of making a mechanically stabilized radio frequency transmission line device
US11139582B2 (en) 2018-09-17 2021-10-05 3D Glass Solutions, Inc. High efficiency compact slotted antenna with a ground plane
CA3107812C (en) 2018-12-28 2023-06-27 3D Glass Solutions, Inc. Annular capacitor rf, microwave and mm wave systems
US11594457B2 (en) 2018-12-28 2023-02-28 3D Glass Solutions, Inc. Heterogenous integration for RF, microwave and MM wave systems in photoactive glass substrates
US11373908B2 (en) 2019-04-18 2022-06-28 3D Glass Solutions, Inc. High efficiency die dicing and release
EP4121988A4 (en) 2020-04-17 2023-08-30 3D Glass Solutions, Inc. Broadband induction

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6012336A (en) * 1995-09-06 2000-01-11 Sandia Corporation Capacitance pressure sensor
JP2001185635A (en) * 1999-10-15 2001-07-06 Lucent Technol Inc Package having cavity for housing mems
EP1808405A2 (en) * 2006-01-13 2007-07-18 Honeywell International Inc. Integrated package for MEMS die and IC chip
US20070224832A1 (en) * 2006-03-21 2007-09-27 Peter Zurcher Method for forming and sealing a cavity for an integrated MEMS device
KR20090031360A (en) * 2006-07-15 2009-03-25 쇼오트 아게 Method for encasing electronic components and integrated circuits

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5717631A (en) 1995-07-21 1998-02-10 Carnegie Mellon University Microelectromechanical structure and process of making same
JP3214470B2 (en) 1998-11-16 2001-10-02 日本電気株式会社 Multi-chip module and manufacturing method thereof
US6060336A (en) 1998-12-11 2000-05-09 C.F. Wan Incorporated Micro-electro mechanical device made from mono-crystalline silicon and method of manufacture therefore
US6154366A (en) 1999-11-23 2000-11-28 Intel Corporation Structures and processes for fabricating moisture resistant chip-on-flex packages
US6555906B2 (en) 2000-12-15 2003-04-29 Intel Corporation Microelectronic package having a bumpless laminated interconnection layer
US6808955B2 (en) 2001-11-02 2004-10-26 Intel Corporation Method of fabricating an integrated circuit that seals a MEMS device within a cavity
US6756662B2 (en) 2002-09-25 2004-06-29 International Business Machines Corporation Semiconductor chip module and method of manufacture of same
US20040157426A1 (en) * 2003-02-07 2004-08-12 Luc Ouellet Fabrication of advanced silicon-based MEMS devices
TWI293787B (en) * 2004-11-12 2008-02-21 Nat Applied Res Lab Nat Chip Implementation Ct Cmos-mems process
US7875484B2 (en) * 2006-11-20 2011-01-25 Alces Technology, Inc. Monolithic IC and MEMS microfabrication process
US7736929B1 (en) * 2007-03-09 2010-06-15 Silicon Clocks, Inc. Thin film microshells incorporating a getter layer
US7863071B1 (en) * 2007-08-21 2011-01-04 Rf Micro Devices, Inc. Combined micro-electro-mechanical systems device and integrated circuit on a silicon-on-insulator wafer
FR2932790B1 (en) * 2008-06-23 2010-08-20 Commissariat Energie Atomique METHOD FOR MANUFACTURING AN ELECTROMECHANICAL DEVICE COMPRISING AT LEAST ONE ACTIVE ELEMENT

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6012336A (en) * 1995-09-06 2000-01-11 Sandia Corporation Capacitance pressure sensor
JP2001185635A (en) * 1999-10-15 2001-07-06 Lucent Technol Inc Package having cavity for housing mems
EP1808405A2 (en) * 2006-01-13 2007-07-18 Honeywell International Inc. Integrated package for MEMS die and IC chip
US20070224832A1 (en) * 2006-03-21 2007-09-27 Peter Zurcher Method for forming and sealing a cavity for an integrated MEMS device
KR20090031360A (en) * 2006-07-15 2009-03-25 쇼오트 아게 Method for encasing electronic components and integrated circuits

Also Published As

Publication number Publication date
US20110003422A1 (en) 2011-01-06
US7989248B2 (en) 2011-08-02
WO2011003057A2 (en) 2011-01-06

Similar Documents

Publication Publication Date Title
WO2011003057A3 (en) Method of forming monolithic cmos-mems hybrid integrated, packaged structures
WO2011120041A3 (en) Method of forming monolithic cmos-mems hybrid integrated, packaged structures
WO2012021776A3 (en) Method of forming monolithic cmos-mems hybrid integrated, packaged structures
CN108597998B (en) Wafer level system packaging method and packaging structure
US8742596B2 (en) Semiconductor device and method for manufacturing same
CN102446886B (en) 3D (three-dimensional) integrated circuit structure and forming method thereof
WO2011097165A3 (en) Microelectronic devices with through-substrate interconnects and associated methods of manufacturing
TW200603251A (en) Semiconductor device and method for forming the same
TW200605242A (en) Wafer-level chip scale packaging method
TWI594369B (en) Cmos compatible wafer bonding layer and process
WO2007137049A3 (en) Double-sided integrated circuit chips
TW200943542A (en) Solid-state imaging device and method for manufacturing the same
WO2010011057A3 (en) Semiconductor light-emitting device and manufacturing method thereof
WO2009155160A3 (en) Multi-layer thick metallization structure for a microelectronic device, integrated circuit containing same, and method of manufacturing an integrated circuit containing same
WO2006092754A3 (en) A method of manufacturing a semiconductor packages and packages made
WO2009031858A3 (en) Semiconductor light emitting device and method of fabricating the same
WO2009071982A3 (en) Under bump routing layer method and apparatus
TW200638510A (en) Method for fabricating semiconductor device with metal line
SG133473A1 (en) A method to fabricate ge and si devices together for performance enhancement
US9048151B2 (en) Self-powered integrated circuit with photovoltaic cell
TW200737357A (en) Semiconductor structure and method of fabricating thereof
TW200744162A (en) Method for fabricating semiconductor device having capacitor
WO2010015301A8 (en) Passivation of etched semiconductor structures
JP5242282B2 (en) Semiconductor device and manufacturing method thereof
TW201232736A (en) Chip package and method for forming the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10794809

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 10794809

Country of ref document: EP

Kind code of ref document: A2