WO2011057059A1 - Controlling performance state by tracking probe activity level - Google Patents
Controlling performance state by tracking probe activity level Download PDFInfo
- Publication number
- WO2011057059A1 WO2011057059A1 PCT/US2010/055598 US2010055598W WO2011057059A1 WO 2011057059 A1 WO2011057059 A1 WO 2011057059A1 US 2010055598 W US2010055598 W US 2010055598W WO 2011057059 A1 WO2011057059 A1 WO 2011057059A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- probe
- performance state
- activity level
- probe activity
- threshold
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0808—Multiuser, multiprocessor or multiprocessing cache systems with cache invalidating means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1028—Power efficiency
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012538025A JP2013510376A (en) | 2009-11-06 | 2010-11-05 | Control performance state by tracking probe activity levels |
EP10784608A EP2497001A1 (en) | 2009-11-06 | 2010-11-05 | Controlling performance state by tracking probe activity level |
CN201080048873XA CN102667665A (en) | 2009-11-06 | 2010-11-05 | Controlling performance state by tracking probe activity level |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US25879809P | 2009-11-06 | 2009-11-06 | |
US61/258,798 | 2009-11-06 | ||
US12/623,997 | 2009-11-23 | ||
US12/623,997 US20110112798A1 (en) | 2009-11-06 | 2009-11-23 | Controlling performance/power by frequency control of the responding node |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011057059A1 true WO2011057059A1 (en) | 2011-05-12 |
Family
ID=43536579
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2010/055598 WO2011057059A1 (en) | 2009-11-06 | 2010-11-05 | Controlling performance state by tracking probe activity level |
Country Status (6)
Country | Link |
---|---|
US (2) | US20110112798A1 (en) |
EP (1) | EP2497001A1 (en) |
JP (1) | JP2013510376A (en) |
KR (1) | KR20120102629A (en) |
CN (1) | CN102667665A (en) |
WO (1) | WO2011057059A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3015951A1 (en) * | 2014-10-28 | 2016-05-04 | LinkedIn Corporation | Dynamic adjustment of CPU operating frequency |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8566628B2 (en) * | 2009-05-06 | 2013-10-22 | Advanced Micro Devices, Inc. | North-bridge to south-bridge protocol for placing processor in low power state |
US20110112798A1 (en) * | 2009-11-06 | 2011-05-12 | Alexander Branover | Controlling performance/power by frequency control of the responding node |
US8635381B2 (en) * | 2010-08-26 | 2014-01-21 | International Business Machines Corporation | System, method and computer program product for monitoring memory access |
US8930589B2 (en) * | 2010-08-26 | 2015-01-06 | International Business Machines Corporation | System, method and computer program product for monitoring memory access |
US8438416B2 (en) * | 2010-10-21 | 2013-05-07 | Advanced Micro Devices, Inc. | Function based dynamic power control |
US20120166731A1 (en) * | 2010-12-22 | 2012-06-28 | Christian Maciocco | Computing platform power management with adaptive cache flush |
JP5674613B2 (en) * | 2011-09-22 | 2015-02-25 | 株式会社東芝 | Control system, control method and program |
US9110671B2 (en) * | 2012-12-21 | 2015-08-18 | Advanced Micro Devices, Inc. | Idle phase exit prediction |
US9600058B2 (en) * | 2014-06-24 | 2017-03-21 | Intel Corporation | Enhancing power-performance efficiency in a computer system when bursts of activity occurs when operating in low power |
WO2016099567A1 (en) * | 2014-12-19 | 2016-06-23 | Hewlett Packard Enterprise Development Lp | Flushing data content in response to a power loss event to a processor |
US9785223B2 (en) * | 2014-12-25 | 2017-10-10 | Intel Corporation | Power management in an uncore fabric |
US9690708B2 (en) | 2015-05-19 | 2017-06-27 | Qualcomm Incorporated | Real-time cache behavior forecast using hypothetical cache |
CN105068639B (en) * | 2015-07-29 | 2018-06-19 | Tcl移动通信科技(宁波)有限公司 | A kind of method and system of dynamic control processor frequencies |
US11289133B2 (en) * | 2015-09-16 | 2022-03-29 | Arm Limited | Power state based data retention |
US10324519B2 (en) * | 2016-06-23 | 2019-06-18 | Intel Corporation | Controlling forced idle state operation in a processor |
US10120806B2 (en) | 2016-06-27 | 2018-11-06 | Intel Corporation | Multi-level system memory with near memory scrubbing based on predicted far memory idle time |
US10216256B2 (en) | 2016-10-03 | 2019-02-26 | Microsoft Technology Licensing, Llc | Power conservation of computing components using forced idle state |
US10180793B2 (en) * | 2017-01-31 | 2019-01-15 | Hewlett Packard Enterprise Development Lp | Performance attributes for memory |
EP3646138A1 (en) * | 2017-06-27 | 2020-05-06 | Telefonaktiebolaget LM Ericsson (PUBL) | Power management of an event-based processing system |
US10725848B2 (en) * | 2018-02-07 | 2020-07-28 | Intel Corporation | Supporting hang detection and data recovery in microprocessor systems |
US10628321B2 (en) * | 2018-02-28 | 2020-04-21 | Qualcomm Incorporated | Progressive flush of cache memory |
US10958555B2 (en) | 2019-03-15 | 2021-03-23 | Juniper Networks, Inc. | Real-time application-driven synthetic probing |
US11960773B2 (en) * | 2020-07-31 | 2024-04-16 | Hewlett Packard Enterprise Development Lp | Modifying virtual persistent volumes based on analysis of performance metrics |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1024432A2 (en) * | 1999-01-27 | 2000-08-02 | Sun Microsystems, Inc. | Performance counter for monitoring multiple events |
US20060143409A1 (en) * | 2004-12-29 | 2006-06-29 | Merrell Quinn W | Method and apparatus for providing a low power mode for a processor while maintaining snoop throughput |
US20070011480A1 (en) * | 2005-06-29 | 2007-01-11 | Rajesh Banginwar | Processor power management |
WO2007103051A2 (en) * | 2006-03-07 | 2007-09-13 | Intel Corporation | Method and apparatus for using dynamic workload characteristics to control cpu frequency and voltage scaling |
Family Cites Families (83)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69432697T2 (en) * | 1993-12-01 | 2004-03-25 | Advanced Micro Devices, Inc., Sunnyvale | Power management for computer system and method therefor |
US5541850A (en) * | 1994-05-17 | 1996-07-30 | Vlsi Technology, Inc. | Method and apparatus for forming an integrated circuit including a memory structure |
AU3313795A (en) * | 1994-10-14 | 1996-04-26 | Compaq Computer Corporation | Circuit for placing a cache memory into low power mode in response to special bus cycles |
US5530932A (en) * | 1994-12-23 | 1996-06-25 | Intel Corporation | Cache coherent multiprocessing computer system with reduced power operating features |
US5737615A (en) * | 1995-04-12 | 1998-04-07 | Intel Corporation | Microprocessor power control in a multiprocessor computer system |
US6282662B1 (en) * | 1995-08-04 | 2001-08-28 | Dell Usa, L.P. | Power management override for portable computers |
US5740417A (en) * | 1995-12-05 | 1998-04-14 | Motorola, Inc. | Pipelined processor operating in different power mode based on branch prediction state of branch history bit encoded as taken weakly not taken and strongly not taken states |
US5692202A (en) * | 1995-12-29 | 1997-11-25 | Intel Corporation | System, apparatus, and method for managing power in a computer system |
US6125450A (en) * | 1996-12-19 | 2000-09-26 | Intel Corporation | Stop clock throttling in a computer processor through disabling bus masters |
JPH10268963A (en) * | 1997-03-28 | 1998-10-09 | Mitsubishi Electric Corp | Information processor |
JP3819166B2 (en) * | 1998-11-27 | 2006-09-06 | ヒタチグローバルストレージテクノロジーズネザーランドビーブイ | Energy consumption reduction method |
US6141283A (en) * | 1999-04-01 | 2000-10-31 | Intel Corporation | Method and apparatus for dynamically placing portions of a memory in a reduced power consumption state |
US6510525B1 (en) * | 1999-04-26 | 2003-01-21 | Mediaq, Inc. | Method and apparatus to power up an integrated device from a low power state |
US6711691B1 (en) * | 1999-05-13 | 2004-03-23 | Apple Computer, Inc. | Power management for computer systems |
US6480965B1 (en) * | 1999-10-07 | 2002-11-12 | Intel Corporation | Power management method for a computer system having a hub interface architecture |
US6496895B1 (en) * | 1999-11-01 | 2002-12-17 | Intel Corporation | Method and apparatus for intializing a hub interface |
US6760852B1 (en) * | 2000-08-31 | 2004-07-06 | Advanced Micro Devices, Inc. | System and method for monitoring and controlling a power-manageable resource based upon activities of a plurality of devices |
US6988214B1 (en) * | 2000-11-06 | 2006-01-17 | Dell Products L.P. | Processor power state transistions using separate logic control |
US6493801B2 (en) * | 2001-01-26 | 2002-12-10 | Compaq Computer Corporation | Adaptive dirty-block purging |
JP3570382B2 (en) * | 2001-01-26 | 2004-09-29 | 日本電気株式会社 | Power saving graphic control circuit |
US7174467B1 (en) * | 2001-07-18 | 2007-02-06 | Advanced Micro Devices, Inc. | Message based power management in a multi-processor system |
US7051218B1 (en) * | 2001-07-18 | 2006-05-23 | Advanced Micro Devices, Inc. | Message based power management |
US7200544B1 (en) * | 2001-10-26 | 2007-04-03 | National Semiconductor Corporation | Systems for selectively disabling timing violations in hardware description language models of integrated circuits and methods of operating the same |
US6976181B2 (en) * | 2001-12-20 | 2005-12-13 | Intel Corporation | Method and apparatus for enabling a low power mode for a processor |
US6954864B2 (en) * | 2002-03-29 | 2005-10-11 | Intel Corporation | Method and apparatus for remotely placing a computing device into a low power state |
US6920574B2 (en) * | 2002-04-29 | 2005-07-19 | Apple Computer, Inc. | Conserving power by reducing voltage supplied to an instruction-processing portion of a processor |
US7028200B2 (en) * | 2002-05-15 | 2006-04-11 | Broadcom Corporation | Method and apparatus for adaptive power management of memory subsystem |
US7152169B2 (en) * | 2002-11-29 | 2006-12-19 | Intel Corporation | Method for providing power management on multi-threaded processor by using SMM mode to place a physical processor into lower power state |
US6971033B2 (en) * | 2003-01-10 | 2005-11-29 | Broadcom Corporation | Method and apparatus for improving bus master performance |
US7162404B2 (en) * | 2003-04-28 | 2007-01-09 | International Business Machines Corporation | Method, system and program product for configuring a simulation model of a digital design |
US7299370B2 (en) * | 2003-06-10 | 2007-11-20 | Intel Corporation | Method and apparatus for improved reliability and reduced power in a processor by automatic voltage control during processor idle states |
US7356713B2 (en) * | 2003-07-31 | 2008-04-08 | International Business Machines Corporation | Method and apparatus for managing the power consumption of a data processing system |
TWI307008B (en) * | 2003-08-14 | 2009-03-01 | Via Tech Inc | Computer system with power management and the method thereof |
US7200762B2 (en) * | 2003-09-30 | 2007-04-03 | Intel Corporation | Providing a low-power state processor voltage in accordance with a detected processor type |
US7178045B2 (en) * | 2003-12-30 | 2007-02-13 | Intel Corporation | Optimizing exit latency from an active power management state |
US7159766B2 (en) * | 2004-01-20 | 2007-01-09 | Standard Microsystems Corporation | Peripheral device feature allowing processors to enter a low power state |
TWI264634B (en) * | 2004-04-13 | 2006-10-21 | Acer Inc | Method for monitoring power state of computer system and apparatus therefor |
US7272741B2 (en) * | 2004-06-02 | 2007-09-18 | Intel Corporation | Hardware coordination of power management activities |
US7315952B2 (en) * | 2004-06-02 | 2008-01-01 | Intel Corporation | Power state coordination between devices sharing power-managed resources |
KR20050120565A (en) | 2004-06-17 | 2005-12-22 | 인텔 코오퍼레이션 | Power state coordination between devices sharing power-managed resources |
TWI259354B (en) * | 2004-06-25 | 2006-08-01 | Via Tech Inc | System and method of real-time power management |
US7451333B2 (en) * | 2004-09-03 | 2008-11-11 | Intel Corporation | Coordinating idle state transitions in multi-core processors |
US7360106B2 (en) * | 2004-08-05 | 2008-04-15 | Matsushita Electric Industrial Co., Ltd. | Power-saving processing unit, power-saving processing method and program record medium |
US7711966B2 (en) * | 2004-08-31 | 2010-05-04 | Qualcomm Incorporated | Dynamic clock frequency adjustment based on processor load |
US20080141265A1 (en) * | 2004-12-08 | 2008-06-12 | Electronics And Telecommunications Research Instit | Power Management Method for Platform and that Platform |
US7610497B2 (en) * | 2005-02-01 | 2009-10-27 | Via Technologies, Inc. | Power management system with a bridge logic having analyzers for monitoring data quantity to modify operating clock and voltage of the processor and main memory |
TWI268424B (en) * | 2005-03-15 | 2006-12-11 | Uli Electronics Inc | Signal transmission method between computer system and peripherals adopting PCI express bus characterizing in saving power of transmitting signals |
US7444526B2 (en) * | 2005-06-16 | 2008-10-28 | International Business Machines Corporation | Performance conserving method for reducing power consumption in a server system |
US7454632B2 (en) * | 2005-06-16 | 2008-11-18 | Intel Corporation | Reducing computing system power through idle synchronization |
US7373534B2 (en) * | 2005-06-23 | 2008-05-13 | Intel Corporation | Reducing storage data transfer interference with processor power management |
US7562234B2 (en) * | 2005-08-25 | 2009-07-14 | Apple Inc. | Methods and apparatuses for dynamic power control |
TWI286705B (en) * | 2005-09-06 | 2007-09-11 | Via Tech Inc | Power management method of central processing unit |
US7472299B2 (en) * | 2005-09-30 | 2008-12-30 | Intel Corporation | Low power arbiters in interconnection routers |
US7750912B2 (en) * | 2005-11-23 | 2010-07-06 | Advanced Micro Devices, Inc. | Integrating display controller into low power processor |
US7487371B2 (en) * | 2005-12-16 | 2009-02-03 | Nvidia Corporation | Data path controller with integrated power management to manage power consumption of a computing device and its components |
US7516342B2 (en) * | 2005-12-30 | 2009-04-07 | Intel Corporation | Method, apparatus and system to dynamically choose an optimum power state |
JP2009543172A (en) | 2006-06-27 | 2009-12-03 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Apparatus and method for managing power consumption of multiple data processing units |
US7644293B2 (en) * | 2006-06-29 | 2010-01-05 | Intel Corporation | Method and apparatus for dynamically controlling power management in a distributed system |
US7930564B2 (en) * | 2006-07-31 | 2011-04-19 | Intel Corporation | System and method for controlling processor low power states |
US7752474B2 (en) * | 2006-09-22 | 2010-07-06 | Apple Inc. | L1 cache flush when processor is entering low power mode |
FR2906624A1 (en) * | 2006-10-03 | 2008-04-04 | Bull S A S Soc Par Actions Sim | Generated data storing system, has management module utilizing calculation result for managing priorities in accessing time by system for copying data of new volumes of virtual bookshop to virtual volumes of physical bookshop |
US7949887B2 (en) * | 2006-11-01 | 2011-05-24 | Intel Corporation | Independent power control of processing cores |
US7941683B2 (en) * | 2007-05-02 | 2011-05-10 | Advanced Micro Devices, Inc. | Data processing device with low-power cache access mode |
US8489862B2 (en) * | 2007-06-12 | 2013-07-16 | Panasonic Corporation | Multiprocessor control apparatus for controlling a plurality of processors sharing a memory and an internal bus and multiprocessor control method and multiprocessor control circuit for performing the same |
US20090150696A1 (en) * | 2007-12-10 | 2009-06-11 | Justin Song | Transitioning a processor package to a low power state |
US7966506B2 (en) * | 2007-12-12 | 2011-06-21 | Intel Corporation | Saving power in a computer system |
GB2455744B (en) * | 2007-12-19 | 2012-03-14 | Advanced Risc Mach Ltd | Hardware driven processor state storage prior to entering a low power mode |
US8156362B2 (en) * | 2008-03-11 | 2012-04-10 | Globalfoundries Inc. | Hardware monitoring and decision making for transitioning in and out of low-power state |
US8448002B2 (en) * | 2008-04-10 | 2013-05-21 | Nvidia Corporation | Clock-gated series-coupled data processing modules |
US8131948B2 (en) * | 2008-08-29 | 2012-03-06 | Freescale Semiconductor, Inc. | Snoop request arbitration in a data processing system |
US8112651B2 (en) * | 2008-09-25 | 2012-02-07 | Intel Corporation | Conserving power in a computer system |
US8209559B2 (en) * | 2008-12-24 | 2012-06-26 | Intel Corporation | Low power polling techniques |
US8195887B2 (en) * | 2009-01-21 | 2012-06-05 | Globalfoundries Inc. | Processor power management and method |
US8725953B2 (en) * | 2009-01-21 | 2014-05-13 | Arm Limited | Local cache power control within a multiprocessor system |
US8566628B2 (en) * | 2009-05-06 | 2013-10-22 | Advanced Micro Devices, Inc. | North-bridge to south-bridge protocol for placing processor in low power state |
US8190939B2 (en) * | 2009-06-26 | 2012-05-29 | Microsoft Corporation | Reducing power consumption of computing devices by forecasting computing performance needs |
US8443209B2 (en) * | 2009-07-24 | 2013-05-14 | Advanced Micro Devices, Inc. | Throttling computational units according to performance sensitivity |
US8291249B2 (en) * | 2009-09-25 | 2012-10-16 | Advanced Micro Devices, Inc. | Method and apparatus for transitioning devices between power states based on activity request frequency |
US20110112798A1 (en) * | 2009-11-06 | 2011-05-12 | Alexander Branover | Controlling performance/power by frequency control of the responding node |
US8780121B2 (en) * | 2009-12-22 | 2014-07-15 | Intel Corporation | Graphics render clock throttling and gating mechanism for power saving |
US8656198B2 (en) * | 2010-04-26 | 2014-02-18 | Advanced Micro Devices | Method and apparatus for memory power management |
US8782456B2 (en) * | 2010-06-01 | 2014-07-15 | Intel Corporation | Dynamic and idle power reduction sequence using recombinant clock and power gating |
US8352685B2 (en) * | 2010-08-20 | 2013-01-08 | Apple Inc. | Combining write buffer with dynamically adjustable flush metrics |
-
2009
- 2009-11-23 US US12/623,997 patent/US20110112798A1/en not_active Abandoned
-
2010
- 2010-02-08 US US12/702,085 patent/US9021209B2/en active Active
- 2010-11-05 CN CN201080048873XA patent/CN102667665A/en active Pending
- 2010-11-05 JP JP2012538025A patent/JP2013510376A/en active Pending
- 2010-11-05 EP EP10784608A patent/EP2497001A1/en not_active Withdrawn
- 2010-11-05 WO PCT/US2010/055598 patent/WO2011057059A1/en active Application Filing
- 2010-11-05 KR KR1020127011940A patent/KR20120102629A/en not_active Application Discontinuation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1024432A2 (en) * | 1999-01-27 | 2000-08-02 | Sun Microsystems, Inc. | Performance counter for monitoring multiple events |
US20060143409A1 (en) * | 2004-12-29 | 2006-06-29 | Merrell Quinn W | Method and apparatus for providing a low power mode for a processor while maintaining snoop throughput |
US20070011480A1 (en) * | 2005-06-29 | 2007-01-11 | Rajesh Banginwar | Processor power management |
WO2007103051A2 (en) * | 2006-03-07 | 2007-09-13 | Intel Corporation | Method and apparatus for using dynamic workload characteristics to control cpu frequency and voltage scaling |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3015951A1 (en) * | 2014-10-28 | 2016-05-04 | LinkedIn Corporation | Dynamic adjustment of CPU operating frequency |
WO2016069028A1 (en) * | 2014-10-28 | 2016-05-06 | Linkedin Corporation | Dynamic adjustment of cpu operating frequency |
Also Published As
Publication number | Publication date |
---|---|
KR20120102629A (en) | 2012-09-18 |
US20110113202A1 (en) | 2011-05-12 |
CN102667665A (en) | 2012-09-12 |
JP2013510376A (en) | 2013-03-21 |
US9021209B2 (en) | 2015-04-28 |
US20110112798A1 (en) | 2011-05-12 |
EP2497001A1 (en) | 2012-09-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20110112798A1 (en) | Controlling performance/power by frequency control of the responding node | |
US7752470B2 (en) | Method and system for power management including device controller-based device use evaluation and power-state control | |
US9074947B2 (en) | Estimating temperature of a processor core in a low power state without thermal sensor information | |
US9618997B2 (en) | Controlling a turbo mode frequency of a processor | |
US7318164B2 (en) | Conserving energy in a data processing system by selectively powering down processors | |
CN111837110B (en) | Method and apparatus for reducing memory access latency of a memory system | |
US7197652B2 (en) | Method and system for energy management in a simultaneous multi-threaded (SMT) processing system including per-thread device usage monitoring | |
US8443209B2 (en) | Throttling computational units according to performance sensitivity | |
US8291249B2 (en) | Method and apparatus for transitioning devices between power states based on activity request frequency | |
JP4922306B2 (en) | Self-refresh mechanism at C0 | |
KR101411807B1 (en) | Dynamic low power mode implementation for computing devices | |
US8447994B2 (en) | Altering performance of computational units heterogeneously according to performance sensitivity | |
US8799687B2 (en) | Method, apparatus, and system for energy efficiency and energy conservation including optimizing C-state selection under variable wakeup rates | |
US10204056B2 (en) | Dynamic cache enlarging by counting evictions | |
KR20100017583A (en) | Data processing device with low-power cache access mode | |
US20110022356A1 (en) | Determining performance sensitivities of computational units | |
CN111566592A (en) | Dynamic interrupt rate control in a computing system | |
US9075609B2 (en) | Power controller, processor and method of power management | |
US9965023B2 (en) | Apparatus and method for flushing dirty cache lines based on cache activity levels | |
US20050138443A1 (en) | Method for C state management | |
EP4339789A1 (en) | Dynamic cache resource allocation for quality of service and system power reduction | |
CN117707997A (en) | Computing system and method for partial cache deactivation of computing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080048873.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10784608 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2012538025 Country of ref document: JP |
|
ENP | Entry into the national phase |
Ref document number: 20127011940 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010784608 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 4497/DELNP/2012 Country of ref document: IN |