An arrangement method for logic cells in a semiconductor IC device, in which a plurality of logic cells are arranged on a semiconductor chip and wiring is performed between the logic cells so as to realize a desired circuit, comprises the steps of developing the logic cell informations to be arranged...http://www.google.de/patents/US5224057?utm_source=gb-gplus-sharePatent US5224057 - Arrangement method for logic cells in semiconductor IC device
