A receiver circuit capable of controlling setup/hold time includes a first phase transmission unit configured to generate a first output signal by detecting input data according to plural detection levels while being synchronized with a first clock signal, and controlling setup/hold time of the first...http://www.google.de/patents/US7852131?utm_source=gb-gplus-sharePatent US7852131 - Receiver circuit of semiconductor memory apparatus
