A semiconductor memory device includes a memory cell array including a plurality of memory cells having a transistor with a floating body, a source line driver configured to control the source lines to select the memory cells in response to an address signal, a source line voltage generation unit configured...http://www.google.de/patents/US7944759?utm_source=gb-gplus-sharePatent US7944759 - Semiconductor memory device including floating body transistor
